147934d0aSPaolo Bonzini /* 247934d0aSPaolo Bonzini * VT82C686B south bridge support 347934d0aSPaolo Bonzini * 447934d0aSPaolo Bonzini * Copyright (c) 2008 yajin (yajin@vm-kernel.org) 547934d0aSPaolo Bonzini * Copyright (c) 2009 chenming (chenming@rdc.faw.com.cn) 647934d0aSPaolo Bonzini * Copyright (c) 2010 Huacai Chen (zltjiangshi@gmail.com) 747934d0aSPaolo Bonzini * This code is licensed under the GNU GPL v2. 847934d0aSPaolo Bonzini * 947934d0aSPaolo Bonzini * Contributions after 2012-01-13 are licensed under the terms of the 1047934d0aSPaolo Bonzini * GNU GPL, version 2 or (at your option) any later version. 1147934d0aSPaolo Bonzini */ 1247934d0aSPaolo Bonzini 130430891cSPeter Maydell #include "qemu/osdep.h" 1447934d0aSPaolo Bonzini #include "hw/isa/vt82c686.h" 1547934d0aSPaolo Bonzini #include "hw/pci/pci.h" 16a27bd6c7SMarkus Armbruster #include "hw/qdev-properties.h" 1747934d0aSPaolo Bonzini #include "hw/isa/isa.h" 1898cf824bSPhilippe Mathieu-Daudé #include "hw/isa/superio.h" 19d6454270SMarkus Armbruster #include "migration/vmstate.h" 2047934d0aSPaolo Bonzini #include "hw/isa/apm.h" 2147934d0aSPaolo Bonzini #include "hw/acpi/acpi.h" 2247934d0aSPaolo Bonzini #include "hw/i2c/pm_smbus.h" 239307d06dSMarkus Armbruster #include "qapi/error.h" 240b8fa32fSMarkus Armbruster #include "qemu/module.h" 2547934d0aSPaolo Bonzini #include "qemu/timer.h" 2647934d0aSPaolo Bonzini #include "exec/address-spaces.h" 27ff413a1fSBALATON Zoltan #include "trace.h" 2847934d0aSPaolo Bonzini 29*94349bffSBALATON Zoltan OBJECT_DECLARE_SIMPLE_TYPE(VT686PMState, VT82C686B_PM) 3047934d0aSPaolo Bonzini 31db1015e9SEduardo Habkost struct VT686PMState { 3247934d0aSPaolo Bonzini PCIDevice dev; 3347934d0aSPaolo Bonzini MemoryRegion io; 3447934d0aSPaolo Bonzini ACPIREGS ar; 3547934d0aSPaolo Bonzini APMState apm; 3647934d0aSPaolo Bonzini PMSMBus smb; 3747934d0aSPaolo Bonzini uint32_t smb_io_base; 38db1015e9SEduardo Habkost }; 3947934d0aSPaolo Bonzini 4047934d0aSPaolo Bonzini static void pm_io_space_update(VT686PMState *s) 4147934d0aSPaolo Bonzini { 4247934d0aSPaolo Bonzini uint32_t pm_io_base; 4347934d0aSPaolo Bonzini 4447934d0aSPaolo Bonzini pm_io_base = pci_get_long(s->dev.config + 0x40); 4547934d0aSPaolo Bonzini pm_io_base &= 0xffc0; 4647934d0aSPaolo Bonzini 4747934d0aSPaolo Bonzini memory_region_transaction_begin(); 4847934d0aSPaolo Bonzini memory_region_set_enabled(&s->io, s->dev.config[0x80] & 1); 4947934d0aSPaolo Bonzini memory_region_set_address(&s->io, pm_io_base); 5047934d0aSPaolo Bonzini memory_region_transaction_commit(); 5147934d0aSPaolo Bonzini } 5247934d0aSPaolo Bonzini 5347934d0aSPaolo Bonzini static int vmstate_acpi_post_load(void *opaque, int version_id) 5447934d0aSPaolo Bonzini { 5547934d0aSPaolo Bonzini VT686PMState *s = opaque; 5647934d0aSPaolo Bonzini 5747934d0aSPaolo Bonzini pm_io_space_update(s); 5847934d0aSPaolo Bonzini return 0; 5947934d0aSPaolo Bonzini } 6047934d0aSPaolo Bonzini 6147934d0aSPaolo Bonzini static const VMStateDescription vmstate_acpi = { 6247934d0aSPaolo Bonzini .name = "vt82c686b_pm", 6347934d0aSPaolo Bonzini .version_id = 1, 6447934d0aSPaolo Bonzini .minimum_version_id = 1, 6547934d0aSPaolo Bonzini .post_load = vmstate_acpi_post_load, 6647934d0aSPaolo Bonzini .fields = (VMStateField[]) { 6747934d0aSPaolo Bonzini VMSTATE_PCI_DEVICE(dev, VT686PMState), 6847934d0aSPaolo Bonzini VMSTATE_UINT16(ar.pm1.evt.sts, VT686PMState), 6947934d0aSPaolo Bonzini VMSTATE_UINT16(ar.pm1.evt.en, VT686PMState), 7047934d0aSPaolo Bonzini VMSTATE_UINT16(ar.pm1.cnt.cnt, VT686PMState), 7147934d0aSPaolo Bonzini VMSTATE_STRUCT(apm, VT686PMState, 0, vmstate_apm, APMState), 72e720677eSPaolo Bonzini VMSTATE_TIMER_PTR(ar.tmr.timer, VT686PMState), 7347934d0aSPaolo Bonzini VMSTATE_INT64(ar.tmr.overflow_time, VT686PMState), 7447934d0aSPaolo Bonzini VMSTATE_END_OF_LIST() 7547934d0aSPaolo Bonzini } 7647934d0aSPaolo Bonzini }; 7747934d0aSPaolo Bonzini 78*94349bffSBALATON Zoltan static void pm_write_config(PCIDevice *d, uint32_t addr, uint32_t val, int len) 79*94349bffSBALATON Zoltan { 80*94349bffSBALATON Zoltan trace_via_pm_write(addr, val, len); 81*94349bffSBALATON Zoltan pci_default_write_config(d, addr, val, len); 82*94349bffSBALATON Zoltan } 83*94349bffSBALATON Zoltan 84*94349bffSBALATON Zoltan static void pm_update_sci(VT686PMState *s) 85*94349bffSBALATON Zoltan { 86*94349bffSBALATON Zoltan int sci_level, pmsts; 87*94349bffSBALATON Zoltan 88*94349bffSBALATON Zoltan pmsts = acpi_pm1_evt_get_sts(&s->ar); 89*94349bffSBALATON Zoltan sci_level = (((pmsts & s->ar.pm1.evt.en) & 90*94349bffSBALATON Zoltan (ACPI_BITMASK_RT_CLOCK_ENABLE | 91*94349bffSBALATON Zoltan ACPI_BITMASK_POWER_BUTTON_ENABLE | 92*94349bffSBALATON Zoltan ACPI_BITMASK_GLOBAL_LOCK_ENABLE | 93*94349bffSBALATON Zoltan ACPI_BITMASK_TIMER_ENABLE)) != 0); 94*94349bffSBALATON Zoltan pci_set_irq(&s->dev, sci_level); 95*94349bffSBALATON Zoltan /* schedule a timer interruption if needed */ 96*94349bffSBALATON Zoltan acpi_pm_tmr_update(&s->ar, (s->ar.pm1.evt.en & ACPI_BITMASK_TIMER_ENABLE) && 97*94349bffSBALATON Zoltan !(pmsts & ACPI_BITMASK_TIMER_STATUS)); 98*94349bffSBALATON Zoltan } 99*94349bffSBALATON Zoltan 100*94349bffSBALATON Zoltan static void pm_tmr_timer(ACPIREGS *ar) 101*94349bffSBALATON Zoltan { 102*94349bffSBALATON Zoltan VT686PMState *s = container_of(ar, VT686PMState, ar); 103*94349bffSBALATON Zoltan pm_update_sci(s); 104*94349bffSBALATON Zoltan } 105*94349bffSBALATON Zoltan 1069af21dbeSMarkus Armbruster static void vt82c686b_pm_realize(PCIDevice *dev, Error **errp) 10747934d0aSPaolo Bonzini { 108e6340505SBALATON Zoltan VT686PMState *s = VT82C686B_PM(dev); 10947934d0aSPaolo Bonzini uint8_t *pci_conf; 11047934d0aSPaolo Bonzini 11147934d0aSPaolo Bonzini pci_conf = s->dev.config; 11247934d0aSPaolo Bonzini pci_set_word(pci_conf + PCI_COMMAND, 0); 11347934d0aSPaolo Bonzini pci_set_word(pci_conf + PCI_STATUS, PCI_STATUS_FAST_BACK | 11447934d0aSPaolo Bonzini PCI_STATUS_DEVSEL_MEDIUM); 11547934d0aSPaolo Bonzini 11647934d0aSPaolo Bonzini /* 0x48-0x4B is Power Management I/O Base */ 11747934d0aSPaolo Bonzini pci_set_long(pci_conf + 0x48, 0x00000001); 11847934d0aSPaolo Bonzini 11947934d0aSPaolo Bonzini /* SMB ports:0xeee0~0xeeef */ 12047934d0aSPaolo Bonzini s->smb_io_base = ((s->smb_io_base & 0xfff0) + 0x0); 12147934d0aSPaolo Bonzini pci_conf[0x90] = s->smb_io_base | 1; 12247934d0aSPaolo Bonzini pci_conf[0x91] = s->smb_io_base >> 8; 12347934d0aSPaolo Bonzini pci_conf[0xd2] = 0x90; 124a30c34d2SPhilippe Mathieu-Daudé pm_smbus_init(DEVICE(s), &s->smb, false); 12547934d0aSPaolo Bonzini memory_region_add_subregion(get_system_io(), s->smb_io_base, &s->smb.io); 12647934d0aSPaolo Bonzini 12747934d0aSPaolo Bonzini apm_init(dev, &s->apm, NULL, s); 12847934d0aSPaolo Bonzini 1291437c94bSPaolo Bonzini memory_region_init(&s->io, OBJECT(dev), "vt82c686-pm", 64); 13047934d0aSPaolo Bonzini memory_region_set_enabled(&s->io, false); 13147934d0aSPaolo Bonzini memory_region_add_subregion(get_system_io(), 0, &s->io); 13247934d0aSPaolo Bonzini 13347934d0aSPaolo Bonzini acpi_pm_tmr_init(&s->ar, pm_tmr_timer, &s->io); 13447934d0aSPaolo Bonzini acpi_pm1_evt_init(&s->ar, pm_tmr_timer, &s->io); 1359a10bbb4SLaszlo Ersek acpi_pm1_cnt_init(&s->ar, &s->io, false, false, 2); 13647934d0aSPaolo Bonzini } 13747934d0aSPaolo Bonzini 13847934d0aSPaolo Bonzini static Property via_pm_properties[] = { 13947934d0aSPaolo Bonzini DEFINE_PROP_UINT32("smb_io_base", VT686PMState, smb_io_base, 0), 14047934d0aSPaolo Bonzini DEFINE_PROP_END_OF_LIST(), 14147934d0aSPaolo Bonzini }; 14247934d0aSPaolo Bonzini 14347934d0aSPaolo Bonzini static void via_pm_class_init(ObjectClass *klass, void *data) 14447934d0aSPaolo Bonzini { 14547934d0aSPaolo Bonzini DeviceClass *dc = DEVICE_CLASS(klass); 14647934d0aSPaolo Bonzini PCIDeviceClass *k = PCI_DEVICE_CLASS(klass); 14747934d0aSPaolo Bonzini 1489af21dbeSMarkus Armbruster k->realize = vt82c686b_pm_realize; 14947934d0aSPaolo Bonzini k->config_write = pm_write_config; 15047934d0aSPaolo Bonzini k->vendor_id = PCI_VENDOR_ID_VIA; 15147934d0aSPaolo Bonzini k->device_id = PCI_DEVICE_ID_VIA_ACPI; 15247934d0aSPaolo Bonzini k->class_id = PCI_CLASS_BRIDGE_OTHER; 15347934d0aSPaolo Bonzini k->revision = 0x40; 15447934d0aSPaolo Bonzini dc->desc = "PM"; 15547934d0aSPaolo Bonzini dc->vmsd = &vmstate_acpi; 156125ee0edSMarcel Apfelbaum set_bit(DEVICE_CATEGORY_BRIDGE, dc->categories); 1574f67d30bSMarc-André Lureau device_class_set_props(dc, via_pm_properties); 15847934d0aSPaolo Bonzini } 15947934d0aSPaolo Bonzini 16047934d0aSPaolo Bonzini static const TypeInfo via_pm_info = { 161e6340505SBALATON Zoltan .name = TYPE_VT82C686B_PM, 16247934d0aSPaolo Bonzini .parent = TYPE_PCI_DEVICE, 16347934d0aSPaolo Bonzini .instance_size = sizeof(VT686PMState), 16447934d0aSPaolo Bonzini .class_init = via_pm_class_init, 165fd3b02c8SEduardo Habkost .interfaces = (InterfaceInfo[]) { 166fd3b02c8SEduardo Habkost { INTERFACE_CONVENTIONAL_PCI_DEVICE }, 167fd3b02c8SEduardo Habkost { }, 168fd3b02c8SEduardo Habkost }, 16947934d0aSPaolo Bonzini }; 17047934d0aSPaolo Bonzini 171*94349bffSBALATON Zoltan 172*94349bffSBALATON Zoltan typedef struct SuperIOConfig { 173*94349bffSBALATON Zoltan uint8_t regs[0x100]; 174*94349bffSBALATON Zoltan uint8_t index; 175*94349bffSBALATON Zoltan MemoryRegion io; 176*94349bffSBALATON Zoltan } SuperIOConfig; 177*94349bffSBALATON Zoltan 178*94349bffSBALATON Zoltan static void superio_cfg_write(void *opaque, hwaddr addr, uint64_t data, 179*94349bffSBALATON Zoltan unsigned size) 180*94349bffSBALATON Zoltan { 181*94349bffSBALATON Zoltan SuperIOConfig *sc = opaque; 182*94349bffSBALATON Zoltan 183*94349bffSBALATON Zoltan if (addr == 0x3f0) { /* config index register */ 184*94349bffSBALATON Zoltan sc->index = data & 0xff; 185*94349bffSBALATON Zoltan } else { 186*94349bffSBALATON Zoltan bool can_write = true; 187*94349bffSBALATON Zoltan /* 0x3f1, config data register */ 188*94349bffSBALATON Zoltan trace_via_superio_write(sc->index, data & 0xff); 189*94349bffSBALATON Zoltan switch (sc->index) { 190*94349bffSBALATON Zoltan case 0x00 ... 0xdf: 191*94349bffSBALATON Zoltan case 0xe4: 192*94349bffSBALATON Zoltan case 0xe5: 193*94349bffSBALATON Zoltan case 0xe9 ... 0xed: 194*94349bffSBALATON Zoltan case 0xf3: 195*94349bffSBALATON Zoltan case 0xf5: 196*94349bffSBALATON Zoltan case 0xf7: 197*94349bffSBALATON Zoltan case 0xf9 ... 0xfb: 198*94349bffSBALATON Zoltan case 0xfd ... 0xff: 199*94349bffSBALATON Zoltan can_write = false; 200*94349bffSBALATON Zoltan break; 201*94349bffSBALATON Zoltan /* case 0xe6 ... 0xe8: Should set base port of parallel and serial */ 202*94349bffSBALATON Zoltan default: 203*94349bffSBALATON Zoltan break; 204*94349bffSBALATON Zoltan 205*94349bffSBALATON Zoltan } 206*94349bffSBALATON Zoltan if (can_write) { 207*94349bffSBALATON Zoltan sc->regs[sc->index] = data & 0xff; 208*94349bffSBALATON Zoltan } 209*94349bffSBALATON Zoltan } 210*94349bffSBALATON Zoltan } 211*94349bffSBALATON Zoltan 212*94349bffSBALATON Zoltan static uint64_t superio_cfg_read(void *opaque, hwaddr addr, unsigned size) 213*94349bffSBALATON Zoltan { 214*94349bffSBALATON Zoltan SuperIOConfig *sc = opaque; 215*94349bffSBALATON Zoltan uint8_t val = sc->regs[sc->index]; 216*94349bffSBALATON Zoltan 217*94349bffSBALATON Zoltan trace_via_superio_read(sc->index, val); 218*94349bffSBALATON Zoltan return val; 219*94349bffSBALATON Zoltan } 220*94349bffSBALATON Zoltan 221*94349bffSBALATON Zoltan static const MemoryRegionOps superio_cfg_ops = { 222*94349bffSBALATON Zoltan .read = superio_cfg_read, 223*94349bffSBALATON Zoltan .write = superio_cfg_write, 224*94349bffSBALATON Zoltan .endianness = DEVICE_NATIVE_ENDIAN, 225*94349bffSBALATON Zoltan .impl = { 226*94349bffSBALATON Zoltan .min_access_size = 1, 227*94349bffSBALATON Zoltan .max_access_size = 1, 228*94349bffSBALATON Zoltan }, 229*94349bffSBALATON Zoltan }; 230*94349bffSBALATON Zoltan 231*94349bffSBALATON Zoltan 232*94349bffSBALATON Zoltan OBJECT_DECLARE_SIMPLE_TYPE(VT82C686BISAState, VT82C686B_ISA) 233*94349bffSBALATON Zoltan 234*94349bffSBALATON Zoltan struct VT82C686BISAState { 235*94349bffSBALATON Zoltan PCIDevice dev; 236*94349bffSBALATON Zoltan SuperIOConfig superio_cfg; 237*94349bffSBALATON Zoltan }; 238*94349bffSBALATON Zoltan 239*94349bffSBALATON Zoltan static void vt82c686b_write_config(PCIDevice *d, uint32_t addr, 240*94349bffSBALATON Zoltan uint32_t val, int len) 241*94349bffSBALATON Zoltan { 242*94349bffSBALATON Zoltan VT82C686BISAState *s = VT82C686B_ISA(d); 243*94349bffSBALATON Zoltan 244*94349bffSBALATON Zoltan trace_via_isa_write(addr, val, len); 245*94349bffSBALATON Zoltan pci_default_write_config(d, addr, val, len); 246*94349bffSBALATON Zoltan if (addr == 0x85) { 247*94349bffSBALATON Zoltan /* BIT(1): enable or disable superio config io ports */ 248*94349bffSBALATON Zoltan memory_region_set_enabled(&s->superio_cfg.io, val & BIT(1)); 249*94349bffSBALATON Zoltan } 250*94349bffSBALATON Zoltan } 251*94349bffSBALATON Zoltan 25247934d0aSPaolo Bonzini static const VMStateDescription vmstate_via = { 25347934d0aSPaolo Bonzini .name = "vt82c686b", 25447934d0aSPaolo Bonzini .version_id = 1, 25547934d0aSPaolo Bonzini .minimum_version_id = 1, 25647934d0aSPaolo Bonzini .fields = (VMStateField[]) { 2570f798461SBALATON Zoltan VMSTATE_PCI_DEVICE(dev, VT82C686BISAState), 25847934d0aSPaolo Bonzini VMSTATE_END_OF_LIST() 25947934d0aSPaolo Bonzini } 26047934d0aSPaolo Bonzini }; 26147934d0aSPaolo Bonzini 262*94349bffSBALATON Zoltan static void vt82c686b_isa_reset(DeviceState *dev) 263*94349bffSBALATON Zoltan { 264*94349bffSBALATON Zoltan VT82C686BISAState *s = VT82C686B_ISA(dev); 265*94349bffSBALATON Zoltan uint8_t *pci_conf = s->dev.config; 266*94349bffSBALATON Zoltan 267*94349bffSBALATON Zoltan pci_set_long(pci_conf + PCI_CAPABILITY_LIST, 0x000000c0); 268*94349bffSBALATON Zoltan pci_set_word(pci_conf + PCI_COMMAND, PCI_COMMAND_IO | PCI_COMMAND_MEMORY | 269*94349bffSBALATON Zoltan PCI_COMMAND_MASTER | PCI_COMMAND_SPECIAL); 270*94349bffSBALATON Zoltan pci_set_word(pci_conf + PCI_STATUS, PCI_STATUS_DEVSEL_MEDIUM); 271*94349bffSBALATON Zoltan 272*94349bffSBALATON Zoltan pci_conf[0x48] = 0x01; /* Miscellaneous Control 3 */ 273*94349bffSBALATON Zoltan pci_conf[0x4a] = 0x04; /* IDE interrupt Routing */ 274*94349bffSBALATON Zoltan pci_conf[0x4f] = 0x03; /* DMA/Master Mem Access Control 3 */ 275*94349bffSBALATON Zoltan pci_conf[0x50] = 0x2d; /* PnP DMA Request Control */ 276*94349bffSBALATON Zoltan pci_conf[0x59] = 0x04; 277*94349bffSBALATON Zoltan pci_conf[0x5a] = 0x04; /* KBC/RTC Control*/ 278*94349bffSBALATON Zoltan pci_conf[0x5f] = 0x04; 279*94349bffSBALATON Zoltan pci_conf[0x77] = 0x10; /* GPIO Control 1/2/3/4 */ 280*94349bffSBALATON Zoltan 281*94349bffSBALATON Zoltan s->superio_cfg.regs[0xe0] = 0x3c; /* Device ID */ 282*94349bffSBALATON Zoltan s->superio_cfg.regs[0xe2] = 0x03; /* Function select */ 283*94349bffSBALATON Zoltan s->superio_cfg.regs[0xe3] = 0xfc; /* Floppy ctrl base addr */ 284*94349bffSBALATON Zoltan s->superio_cfg.regs[0xe6] = 0xde; /* Parallel port base addr */ 285*94349bffSBALATON Zoltan s->superio_cfg.regs[0xe7] = 0xfe; /* Serial port 1 base addr */ 286*94349bffSBALATON Zoltan s->superio_cfg.regs[0xe8] = 0xbe; /* Serial port 2 base addr */ 287*94349bffSBALATON Zoltan } 288*94349bffSBALATON Zoltan 2899af21dbeSMarkus Armbruster static void vt82c686b_realize(PCIDevice *d, Error **errp) 29047934d0aSPaolo Bonzini { 291007b3103SBALATON Zoltan VT82C686BISAState *s = VT82C686B_ISA(d); 29247934d0aSPaolo Bonzini uint8_t *pci_conf; 293bcc37e24SJan Kiszka ISABus *isa_bus; 29447934d0aSPaolo Bonzini uint8_t *wmask; 29547934d0aSPaolo Bonzini int i; 29647934d0aSPaolo Bonzini 297bb2ed009SHervé Poussineau isa_bus = isa_bus_new(DEVICE(d), get_system_memory(), 298d10e5432SMarkus Armbruster pci_address_space_io(d), errp); 299d10e5432SMarkus Armbruster if (!isa_bus) { 300d10e5432SMarkus Armbruster return; 301d10e5432SMarkus Armbruster } 30247934d0aSPaolo Bonzini 30347934d0aSPaolo Bonzini pci_conf = d->config; 30447934d0aSPaolo Bonzini pci_config_set_prog_interface(pci_conf, 0x0); 30547934d0aSPaolo Bonzini 30647934d0aSPaolo Bonzini wmask = d->wmask; 30747934d0aSPaolo Bonzini for (i = 0x00; i < 0xff; i++) { 30847934d0aSPaolo Bonzini if (i <= 0x03 || (i >= 0x08 && i <= 0x3f)) { 30947934d0aSPaolo Bonzini wmask[i] = 0x00; 31047934d0aSPaolo Bonzini } 31147934d0aSPaolo Bonzini } 31247934d0aSPaolo Bonzini 3136be6e4bcSBALATON Zoltan memory_region_init_io(&s->superio_cfg.io, OBJECT(d), &superio_cfg_ops, 3146be6e4bcSBALATON Zoltan &s->superio_cfg, "superio_cfg", 2); 3156be6e4bcSBALATON Zoltan memory_region_set_enabled(&s->superio_cfg.io, false); 316f3db354cSFilip Bozuta /* 317f3db354cSFilip Bozuta * The floppy also uses 0x3f0 and 0x3f1. 318f3db354cSFilip Bozuta * But we do not emulate a floppy, so just set it here. 319f3db354cSFilip Bozuta */ 320bcc37e24SJan Kiszka memory_region_add_subregion(isa_bus->address_space_io, 0x3f0, 3216be6e4bcSBALATON Zoltan &s->superio_cfg.io); 32247934d0aSPaolo Bonzini } 32347934d0aSPaolo Bonzini 32447934d0aSPaolo Bonzini static void via_class_init(ObjectClass *klass, void *data) 32547934d0aSPaolo Bonzini { 32647934d0aSPaolo Bonzini DeviceClass *dc = DEVICE_CLASS(klass); 32747934d0aSPaolo Bonzini PCIDeviceClass *k = PCI_DEVICE_CLASS(klass); 32847934d0aSPaolo Bonzini 3299af21dbeSMarkus Armbruster k->realize = vt82c686b_realize; 33047934d0aSPaolo Bonzini k->config_write = vt82c686b_write_config; 33147934d0aSPaolo Bonzini k->vendor_id = PCI_VENDOR_ID_VIA; 33247934d0aSPaolo Bonzini k->device_id = PCI_DEVICE_ID_VIA_ISA_BRIDGE; 33347934d0aSPaolo Bonzini k->class_id = PCI_CLASS_BRIDGE_ISA; 33447934d0aSPaolo Bonzini k->revision = 0x40; 3359dc1a769SPhilippe Mathieu-Daudé dc->reset = vt82c686b_isa_reset; 33647934d0aSPaolo Bonzini dc->desc = "ISA bridge"; 33747934d0aSPaolo Bonzini dc->vmsd = &vmstate_via; 33804916ee9SMarkus Armbruster /* 33904916ee9SMarkus Armbruster * Reason: part of VIA VT82C686 southbridge, needs to be wired up, 340c3a09ff6SPhilippe Mathieu-Daudé * e.g. by mips_fuloong2e_init() 34104916ee9SMarkus Armbruster */ 342e90f2a8cSEduardo Habkost dc->user_creatable = false; 34347934d0aSPaolo Bonzini } 34447934d0aSPaolo Bonzini 34547934d0aSPaolo Bonzini static const TypeInfo via_info = { 3460f798461SBALATON Zoltan .name = TYPE_VT82C686B_ISA, 34747934d0aSPaolo Bonzini .parent = TYPE_PCI_DEVICE, 3480f798461SBALATON Zoltan .instance_size = sizeof(VT82C686BISAState), 34947934d0aSPaolo Bonzini .class_init = via_class_init, 350fd3b02c8SEduardo Habkost .interfaces = (InterfaceInfo[]) { 351fd3b02c8SEduardo Habkost { INTERFACE_CONVENTIONAL_PCI_DEVICE }, 352fd3b02c8SEduardo Habkost { }, 353fd3b02c8SEduardo Habkost }, 35447934d0aSPaolo Bonzini }; 35547934d0aSPaolo Bonzini 356*94349bffSBALATON Zoltan 35798cf824bSPhilippe Mathieu-Daudé static void vt82c686b_superio_class_init(ObjectClass *klass, void *data) 35898cf824bSPhilippe Mathieu-Daudé { 35998cf824bSPhilippe Mathieu-Daudé ISASuperIOClass *sc = ISA_SUPERIO_CLASS(klass); 36098cf824bSPhilippe Mathieu-Daudé 36198cf824bSPhilippe Mathieu-Daudé sc->serial.count = 2; 36298cf824bSPhilippe Mathieu-Daudé sc->parallel.count = 1; 36398cf824bSPhilippe Mathieu-Daudé sc->ide.count = 0; 36498cf824bSPhilippe Mathieu-Daudé sc->floppy.count = 1; 36598cf824bSPhilippe Mathieu-Daudé } 36698cf824bSPhilippe Mathieu-Daudé 36798cf824bSPhilippe Mathieu-Daudé static const TypeInfo via_superio_info = { 36898cf824bSPhilippe Mathieu-Daudé .name = TYPE_VT82C686B_SUPERIO, 36998cf824bSPhilippe Mathieu-Daudé .parent = TYPE_ISA_SUPERIO, 37098cf824bSPhilippe Mathieu-Daudé .instance_size = sizeof(ISASuperIODevice), 37198cf824bSPhilippe Mathieu-Daudé .class_size = sizeof(ISASuperIOClass), 37298cf824bSPhilippe Mathieu-Daudé .class_init = vt82c686b_superio_class_init, 37398cf824bSPhilippe Mathieu-Daudé }; 37498cf824bSPhilippe Mathieu-Daudé 375*94349bffSBALATON Zoltan 37647934d0aSPaolo Bonzini static void vt82c686b_register_types(void) 37747934d0aSPaolo Bonzini { 37847934d0aSPaolo Bonzini type_register_static(&via_pm_info); 37947934d0aSPaolo Bonzini type_register_static(&via_info); 380*94349bffSBALATON Zoltan type_register_static(&via_superio_info); 38147934d0aSPaolo Bonzini } 38247934d0aSPaolo Bonzini 38347934d0aSPaolo Bonzini type_init(vt82c686b_register_types) 384