Home
last modified time | relevance | path

Searched defs:ixSQ_WAVE_M0 (Results 1 – 14 of 14) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_d.h85 #define ixSQ_WAVE_M0 0x027C macro
H A Dgfx_7_0_d.h1920 #define ixSQ_WAVE_M0 0x27c macro
H A Dgfx_7_2_d.h1941 #define ixSQ_WAVE_M0 0x27c macro
H A Dgfx_8_0_d.h2140 #define ixSQ_WAVE_M0 0x27c macro
H A Dgfx_8_1_d.h2108 #define ixSQ_WAVE_M0 0x27c macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h7127 #define ixSQ_WAVE_M0 … macro
H A Dgc_9_2_1_offset.h7374 #define ixSQ_WAVE_M0 … macro
H A Dgc_9_4_2_offset.h7674 #define ixSQ_WAVE_M0 … macro
H A Dgc_9_1_offset.h7335 #define ixSQ_WAVE_M0 … macro
H A Dgc_9_4_3_offset.h7437 #define ixSQ_WAVE_M0 … macro
H A Dgc_10_1_0_offset.h11210 #define ixSQ_WAVE_M0 … macro
H A Dgc_11_0_0_offset.h11670 #define ixSQ_WAVE_M0 … macro
H A Dgc_11_0_3_offset.h12088 #define ixSQ_WAVE_M0 … macro
H A Dgc_10_3_0_offset.h13459 #define ixSQ_WAVE_M0 … macro