Searched hist:a03f7429 (Results 1 – 1 of 1) sorted by relevance
/qemu/hw/net/ |
H A D | cadence_gem.c | a03f7429 Wed Dec 04 05:57:59 GMT 2013 Peter Crosthwaite <peter.crosthwaite@xilinx.com> net/cadence_gem: Implement SAR match bit in rx desc
Bit 27 of the RX buffer desc word 1 should be set when the packet was accepted due to specific address register match. Implement.
This feature is absent from the Xilinx documentation (UG585) but the behaviour is tested as accurate on real hardware.
Reported-by: Deepika Dhamija <deepika@xilinx.com> Signed-off-by: Peter Crosthwaite <peter.crosthwaite@xilinx.com> Reviewed-by: Peter Maydell <peter.maydell@linaro.org> Message-id: 7e3f26fc4ab244e8123efc12723e7164730abdcb.1386136219.git.peter.crosthwaite@xilinx.com Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
|