Home
last modified time | relevance | path

Searched refs:A1_SRC1_NR_SHIFT (Results 1 – 25 of 34) sorted by relevance

12

/dports/x11-drivers/xf86-video-intel/xf86-video-intel-31486f40f8e8f8923ca0799aea84b58799754564/src/uxa/
H A Di915_3d.h140 #define A1_SRC1_NR_SHIFT 8 macro
420 (REG_NR(operand1) << A1_SRC1_NR_SHIFT) | \
473 (REG_NR(operand1) << A1_SRC1_NR_SHIFT) | \
H A Di915_reg.h589 #define A1_SRC1_NR_SHIFT 8 macro
/dports/x11-drivers/xf86-video-intel/xf86-video-intel-31486f40f8e8f8923ca0799aea84b58799754564/src/sna/
H A Dgen3_render.h592 #define A1_SRC1_NR_SHIFT 8 macro
987 #define A1_SRC1_NR_SHIFT 8 macro
1267 (REG_NR(operand1) << A1_SRC1_NR_SHIFT) | \
1320 (REG_NR(operand1) << A1_SRC1_NR_SHIFT) | \
/dports/x11-drivers/xf86-video-intel/xf86-video-intel-31486f40f8e8f8923ca0799aea84b58799754564/xvmc/
H A Di915_program.h107 #define A1_SRC1_NR_SHIFT 8 macro
H A Di915_reg.h589 #define A1_SRC1_NR_SHIFT 8 macro
/dports/graphics/cairo/cairo-1.17.4/src/drm/
H A Dcairo-drm-i915-private.h159 #define A1_SRC1_NR_SHIFT 8 macro
428 (REG_NR(operand1) << A1_SRC1_NR_SHIFT) | \
481 (REG_NR(operand1) << A1_SRC1_NR_SHIFT) | \
H A Dcairo-drm-intel-command-private.h628 #define A1_SRC1_NR_SHIFT 8 macro
/dports/www/firefox-esr/firefox-91.8.0/gfx/cairo/cairo/src/drm/
H A Dcairo-drm-i915-private.h159 #define A1_SRC1_NR_SHIFT 8 macro
428 (REG_NR(operand1) << A1_SRC1_NR_SHIFT) | \
481 (REG_NR(operand1) << A1_SRC1_NR_SHIFT) | \
H A Dcairo-drm-intel-command-private.h628 #define A1_SRC1_NR_SHIFT 8 macro
/dports/www/firefox/firefox-99.0/gfx/cairo/cairo/src/drm/
H A Dcairo-drm-i915-private.h159 #define A1_SRC1_NR_SHIFT 8 macro
428 (REG_NR(operand1) << A1_SRC1_NR_SHIFT) | \
481 (REG_NR(operand1) << A1_SRC1_NR_SHIFT) | \
H A Dcairo-drm-intel-command-private.h628 #define A1_SRC1_NR_SHIFT 8 macro
/dports/mail/thunderbird/thunderbird-91.8.0/gfx/cairo/cairo/src/drm/
H A Dcairo-drm-i915-private.h159 #define A1_SRC1_NR_SHIFT 8 macro
428 (REG_NR(operand1) << A1_SRC1_NR_SHIFT) | \
481 (REG_NR(operand1) << A1_SRC1_NR_SHIFT) | \
H A Dcairo-drm-intel-command-private.h628 #define A1_SRC1_NR_SHIFT 8 macro
/dports/graphics/libosmesa-gallium/mesa-21.3.6/src/mesa/drivers/dri/i915/
H A Di915_reg.h475 #define A1_SRC1_NR_SHIFT 8 macro
/dports/lang/clover/mesa-21.3.6/src/mesa/drivers/dri/i915/
H A Di915_reg.h475 #define A1_SRC1_NR_SHIFT 8 macro
/dports/graphics/libosmesa/mesa-21.3.6/src/mesa/drivers/dri/i915/
H A Di915_reg.h475 #define A1_SRC1_NR_SHIFT 8 macro
/dports/graphics/mesa-libs/mesa-21.3.6/src/mesa/drivers/dri/i915/
H A Di915_reg.h475 #define A1_SRC1_NR_SHIFT 8 macro
/dports/graphics/mesa-dri-classic/mesa-20.2.3/src/mesa/drivers/dri/i915/
H A Di915_reg.h475 #define A1_SRC1_NR_SHIFT 8 macro
/dports/graphics/mesa-dri-gallium/mesa-21.3.6/src/mesa/drivers/dri/i915/
H A Di915_reg.h475 #define A1_SRC1_NR_SHIFT 8 macro
/dports/graphics/mesa-gallium-va/mesa-21.3.6/src/mesa/drivers/dri/i915/
H A Di915_reg.h475 #define A1_SRC1_NR_SHIFT 8 macro
/dports/graphics/mesa-gallium-xa/mesa-21.3.6/src/mesa/drivers/dri/i915/
H A Di915_reg.h475 #define A1_SRC1_NR_SHIFT 8 macro
/dports/graphics/mesa-gallium-vdpau/mesa-21.3.6/src/mesa/drivers/dri/i915/
H A Di915_reg.h475 #define A1_SRC1_NR_SHIFT 8 macro
/dports/graphics/mesa-dri/mesa-21.3.6/src/mesa/drivers/dri/i915/
H A Di915_reg.h475 #define A1_SRC1_NR_SHIFT 8 macro
/dports/graphics/libosmesa-gallium/mesa-21.3.6/src/gallium/drivers/i915/
H A Di915_reg.h577 #define A1_SRC1_NR_SHIFT 8 macro
/dports/lang/clover/mesa-21.3.6/src/gallium/drivers/i915/
H A Di915_reg.h577 #define A1_SRC1_NR_SHIFT 8 macro

12