Home
last modified time | relevance | path

Searched refs:CSRRC (Results 1 – 25 of 34) sorted by relevance

12

/dports/devel/binutils/binutils-2.37/gas/testsuite/gas/riscv/
H A Dpriv-reg-fail-read-only-02.s2 # CSRRS, CSRRC, CSRRSI and CSRRCI write CSR when rs isn't zero.
/dports/devel/arm-elf-binutils/binutils-2.37/gas/testsuite/gas/riscv/
H A Dpriv-reg-fail-read-only-02.s2 # CSRRS, CSRRC, CSRRSI and CSRRCI write CSR when rs isn't zero.
/dports/devel/gnulibiberty/binutils-2.37/gas/testsuite/gas/riscv/
H A Dpriv-reg-fail-read-only-02.s2 # CSRRS, CSRRC, CSRRSI and CSRRCI write CSR when rs isn't zero.
/dports/devel/llvm70/llvm-7.0.1.src/lib/Target/RISCV/
H A DRISCVInstrInfo.td386 def CSRRC : CSR_ir<0b011, "csrrc">;
544 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, uimm12:$csr, GPR:$rs)>;
/dports/emulators/qemu/qemu-6.2.0/capstone/arch/RISCV/
H A DRISCVGenAsmWriter.inc547 20525U, // CSRRC
1000 2U, // CSRRC
1260 // CSRRC, CSRRCI, CSRRS, CSRRSI, CSRRW, CSRRWI
1605 // (CSRRC X0, csr_sysreg:$csr, GPR:$rs)
H A DRISCVGenDisassemblerTables.inc1034 /* 3912 */ MCD_OPC_Decode, 135, 2, 59, // Opcode: CSRRC
/dports/emulators/qemu60/qemu-6.0.0/capstone/arch/RISCV/
H A DRISCVGenAsmWriter.inc547 20525U, // CSRRC
1000 2U, // CSRRC
1260 // CSRRC, CSRRCI, CSRRS, CSRRSI, CSRRW, CSRRWI
1605 // (CSRRC X0, csr_sysreg:$csr, GPR:$rs)
/dports/emulators/qemu5/qemu-5.2.0/capstone/arch/RISCV/
H A DRISCVGenAsmWriter.inc547 20525U, // CSRRC
1000 2U, // CSRRC
1260 // CSRRC, CSRRCI, CSRRS, CSRRSI, CSRRW, CSRRWI
1605 // (CSRRC X0, csr_sysreg:$csr, GPR:$rs)
/dports/devel/xelfviewer/XELFViewer-0.03/XCapstone/3rdparty/Capstone/src/arch/RISCV/
H A DRISCVGenAsmWriter.inc547 20525U, // CSRRC
1000 2U, // CSRRC
1260 // CSRRC, CSRRCI, CSRRS, CSRRSI, CSRRW, CSRRWI
1605 // (CSRRC X0, csr_sysreg:$csr, GPR:$rs)
/dports/devel/llvm80/llvm-8.0.1.src/lib/Target/RISCV/
H A DRISCVInstrInfo.td418 def CSRRC : CSR_ir<0b011, "csrrc">;
576 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, csr_sysreg:$csr, GPR:$rs)>;
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.td487 def CSRRC : CSR_ir<0b011, "csrrc">;
667 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, csr_sysreg:$csr, GPR:$rs)>;
/dports/devel/llvm10/llvm-10.0.1.src/lib/Target/RISCV/
H A DRISCVInstrInfo.td487 def CSRRC : CSR_ir<0b011, "csrrc">;
667 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, csr_sysreg:$csr, GPR:$rs)>;
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.td487 def CSRRC : CSR_ir<0b011, "csrrc">;
667 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, csr_sysreg:$csr, GPR:$rs)>;
/dports/devel/llvm90/llvm-9.0.1.src/lib/Target/RISCV/
H A DRISCVInstrInfo.td458 def CSRRC : CSR_ir<0b011, "csrrc">;
635 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, csr_sysreg:$csr, GPR:$rs)>;
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.td532 def CSRRC : CSR_ir<0b011, "csrrc">;
724 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, csr_sysreg:$csr, GPR:$rs)>;
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.td522 def CSRRC : CSR_ir<0b011, "csrrc">;
719 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, csr_sysreg:$csr, GPR:$rs)>;
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.td550 def CSRRC : CSR_ir<0b011, "csrrc">;
742 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, csr_sysreg:$csr, GPR:$rs)>;
/dports/devel/llvm11/llvm-11.0.1.src/lib/Target/RISCV/
H A DRISCVInstrInfo.td519 def CSRRC : CSR_ir<0b011, "csrrc">;
711 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, csr_sysreg:$csr, GPR:$rs)>;
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.td550 def CSRRC : CSR_ir<0b011, "csrrc">;
742 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, csr_sysreg:$csr, GPR:$rs)>;
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.td571 def CSRRC : CSR_ir<0b011, "csrrc">;
763 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, csr_sysreg:$csr, GPR:$rs)>;
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/RISCV/
H A DRISCVInstrInfo.td571 def CSRRC : CSR_ir<0b011, "csrrc">;
763 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, csr_sysreg:$csr, GPR:$rs)>;
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.td571 def CSRRC : CSR_ir<0b011, "csrrc">;
763 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, csr_sysreg:$csr, GPR:$rs)>;
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.td571 def CSRRC : CSR_ir<0b011, "csrrc">;
763 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, csr_sysreg:$csr, GPR:$rs)>;
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.td571 def CSRRC : CSR_ir<0b011, "csrrc">;
763 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, csr_sysreg:$csr, GPR:$rs)>;
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/RISCV/
H A DRISCVInstrInfo.td593 def CSRRC : CSR_ir<0b011, "csrrc">;
785 def : InstAlias<"csrc $csr, $rs", (CSRRC X0, csr_sysreg:$csr, GPR:$rs)>;

12