/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-common/ |
H A D | ADSP-EDN-DUAL-CORE-extended_def.h | 123 #define DMA1_7_START_ADDR 0xFFC01DC4 macro
|
H A D | ADSP-EDN-DUAL-CORE-extended_cdef.h | 351 #define pDMA1_7_START_ADDR ((void * volatile *)DMA1_7_START_ADDR) 352 #define bfin_read_DMA1_7_START_ADDR() bfin_readPTR(DMA1_7_START_ADDR) 353 #define bfin_write_DMA1_7_START_ADDR(val) bfin_writePTR(DMA1_7_START_ADDR, val)
|
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-common/ |
H A D | ADSP-EDN-DUAL-CORE-extended_def.h | 123 #define DMA1_7_START_ADDR 0xFFC01DC4 macro
|
H A D | ADSP-EDN-DUAL-CORE-extended_cdef.h | 351 #define pDMA1_7_START_ADDR ((void * volatile *)DMA1_7_START_ADDR) 352 #define bfin_read_DMA1_7_START_ADDR() bfin_readPTR(DMA1_7_START_ADDR) 353 #define bfin_write_DMA1_7_START_ADDR(val) bfin_writePTR(DMA1_7_START_ADDR, val)
|
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-common/ |
H A D | ADSP-EDN-DUAL-CORE-extended_def.h | 123 #define DMA1_7_START_ADDR 0xFFC01DC4 macro
|
H A D | ADSP-EDN-DUAL-CORE-extended_cdef.h | 351 #define pDMA1_7_START_ADDR ((void * volatile *)DMA1_7_START_ADDR) 352 #define bfin_read_DMA1_7_START_ADDR() bfin_readPTR(DMA1_7_START_ADDR) 353 #define bfin_write_DMA1_7_START_ADDR(val) bfin_writePTR(DMA1_7_START_ADDR, val)
|
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-common/ |
H A D | ADSP-EDN-DUAL-CORE-extended_def.h | 123 #define DMA1_7_START_ADDR 0xFFC01DC4 macro
|
H A D | ADSP-EDN-DUAL-CORE-extended_cdef.h | 351 #define pDMA1_7_START_ADDR ((void * volatile *)DMA1_7_START_ADDR) 352 #define bfin_read_DMA1_7_START_ADDR() bfin_readPTR(DMA1_7_START_ADDR) 353 #define bfin_write_DMA1_7_START_ADDR(val) bfin_writePTR(DMA1_7_START_ADDR, val)
|
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-common/ |
H A D | ADSP-EDN-DUAL-CORE-extended_def.h | 123 #define DMA1_7_START_ADDR 0xFFC01DC4 macro
|
H A D | ADSP-EDN-DUAL-CORE-extended_cdef.h | 351 #define pDMA1_7_START_ADDR ((void * volatile *)DMA1_7_START_ADDR) 352 #define bfin_read_DMA1_7_START_ADDR() bfin_readPTR(DMA1_7_START_ADDR) 353 #define bfin_write_DMA1_7_START_ADDR(val) bfin_writePTR(DMA1_7_START_ADDR, val)
|
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-common/ |
H A D | ADSP-EDN-DUAL-CORE-extended_def.h | 123 #define DMA1_7_START_ADDR 0xFFC01DC4 macro
|
H A D | ADSP-EDN-DUAL-CORE-extended_cdef.h | 351 #define pDMA1_7_START_ADDR ((void * volatile *)DMA1_7_START_ADDR) 352 #define bfin_read_DMA1_7_START_ADDR() bfin_readPTR(DMA1_7_START_ADDR) 353 #define bfin_write_DMA1_7_START_ADDR(val) bfin_writePTR(DMA1_7_START_ADDR, val)
|
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-common/ |
H A D | ADSP-EDN-DUAL-CORE-extended_def.h | 123 #define DMA1_7_START_ADDR 0xFFC01DC4 macro
|
H A D | ADSP-EDN-DUAL-CORE-extended_cdef.h | 351 #define pDMA1_7_START_ADDR ((void * volatile *)DMA1_7_START_ADDR) 352 #define bfin_read_DMA1_7_START_ADDR() bfin_readPTR(DMA1_7_START_ADDR) 353 #define bfin_write_DMA1_7_START_ADDR(val) bfin_writePTR(DMA1_7_START_ADDR, val)
|
/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/blackfin/include/asm/mach-bf561/ |
H A D | BF561_def.h | 125 #define DMA1_7_START_ADDR 0xFFC01DC4 macro
|
H A D | BF561_cdef.h | 239 #define bfin_read_DMA1_7_START_ADDR() bfin_readPTR(DMA1_7_START_ADDR) 240 #define bfin_write_DMA1_7_START_ADDR(val) bfin_writePTR(DMA1_7_START_ADDR, val)
|
/dports/devel/arm-none-eabi-newlib/newlib-2.4.0/libgloss/bfin/include/ |
H A D | defBF561.h | 448 #define DMA1_7_START_ADDR 0xFFC01DC4 /* DMA1 Channel 7 Start Address */ macro
|
H A D | cdefBF561.h | 415 #define pDMA1_7_START_ADDR (_PTR_TO_VOL_VOID_PTR DMA1_7_START_ADDR)
|