Searched refs:AR_IMR_S1 (Results 1 – 12 of 12) sorted by relevance
| /dragonfly/tools/tools/ath/common/ |
| H A D | dumpregs_5211.c | 69 DEFINT(AR_IMR_S1, "IMR_S1"),
|
| H A D | dumpregs_5212.c | 82 DEFINT(AR_IMR_S1, "IMR_S1"),
|
| H A D | dumpregs_5416.c | 85 DEFINT(AR_IMR_S1, "IMR_S1"),
|
| /dragonfly/sys/dev/netif/ath/ath_hal/ar5211/ |
| H A D | ar5211reg.h | 57 #define AR_IMR_S1 0x00a8 /* Secondary interrupt mask reg 1 */ macro
|
| H A D | ar5211_xmit.c | 186 OS_REG_WRITE(ah, AR_IMR_S1, in setTxQInterrupts()
|
| H A D | ar5211_reset.c | 494 OS_REG_WRITE(ah, AR_IMR_S1, (AR_IMR_S1_QCU_TXERR & AR_QCU_0)); in ar5211Reset()
|
| /dragonfly/sys/dev/netif/ath/ath_hal/ar5212/ |
| H A D | ar5212reg.h | 54 #define AR_IMR_S1 0x00a8 /* MAC Secondary interrupt mask register 1 */ macro
|
| H A D | ar5212_xmit.c | 219 OS_REG_WRITE(ah, AR_IMR_S1, in setTxQInterrupts()
|
| /dragonfly/tools/tools/ath/athregs/ |
| H A D | dumpregs.c | 517 , OS_REG_READ(ah, AR_IMR_S1) in ath_hal_dumpint()
|
| /dragonfly/sys/contrib/dev/ath/ath_hal/ar9300/ |
| H A D | ar9300_xmit.c | 236 OS_REG_WRITE(ah, AR_IMR_S1, in set_tx_q_interrupts()
|
| H A D | ar9300reg.h | 359 #define AR_IMR_S1 AR_MAC_DMA_OFFSET(MAC_DMA_IMR_S1) macro
|
| /dragonfly/sys/dev/netif/ath/ath_hal/ar5416/ |
| H A D | ar5416_xmit.c | 1224 OS_REG_WRITE(ah, AR_IMR_S1, in setTxQInterrupts()
|