Home
last modified time | relevance | path

Searched refs:UVD_CGC_GATE__UDEC_CM_MASK (Results 1 – 10 of 10) sorted by relevance

/dragonfly/sys/dev/drm/amd/amdgpu/
H A Duvd_v6_0.c648 UVD_CGC_GATE__UDEC_CM_MASK |
681 UVD_CGC_GATE__UDEC_CM_MASK |
1297 UVD_CGC_GATE__UDEC_CM_MASK | in uvd_v6_0_enable_clock_gating()
1385 UVD_CGC_GATE__UDEC_CM_MASK |
H A Duvd_v5_0.c636 UVD_CGC_GATE__UDEC_CM_MASK | in uvd_v5_0_enable_clock_gating()
723 UVD_CGC_GATE__UDEC_CM_MASK |
H A Dvcn_v1_0.c376 | UVD_CGC_GATE__UDEC_CM_MASK in vcn_v1_0_disable_clock_gating()
H A Duvd_v7_0.c1657 UVD_CGC_GATE__UDEC_CM_MASK |
/dragonfly/sys/dev/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h410 #define UVD_CGC_GATE__UDEC_CM_MASK macro
H A Duvd_4_0_sh_mask.h102 #define UVD_CGC_GATE__UDEC_CM_MASK 0x00002000L macro
H A Duvd_4_2_sh_mask.h149 #define UVD_CGC_GATE__UDEC_CM_MASK 0x2000 macro
H A Duvd_5_0_sh_mask.h161 #define UVD_CGC_GATE__UDEC_CM_MASK 0x2000 macro
H A Duvd_6_0_sh_mask.h163 #define UVD_CGC_GATE__UDEC_CM_MASK 0x2000 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h813 #define UVD_CGC_GATE__UDEC_CM_MASK macro