Home
last modified time | relevance | path

Searched refs:UVD_CGC_STATUS__RBC_SCLK__SHIFT (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/uvd/
H A Duvd_4_0_sh_mask.h181 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT 0x0000000b macro
H A Duvd_4_2_sh_mask.h186 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT 0xb macro
H A Duvd_5_0_sh_mask.h202 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT 0xb macro
H A Duvd_6_0_sh_mask.h204 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT 0xb macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h832 #define UVD_CGC_STATUS__RBC_SCLK__SHIFT … macro