Home
last modified time | relevance | path

Searched refs:UVD_CGC_STATUS__VCPU_SCLK__SHIFT (Results 1 – 5 of 5) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/uvd/
H A Duvd_4_0_sh_mask.h203 #define UVD_CGC_STATUS__VCPU_SCLK__SHIFT 0x00000019 macro
H A Duvd_4_2_sh_mask.h214 #define UVD_CGC_STATUS__VCPU_SCLK__SHIFT 0x19 macro
H A Duvd_5_0_sh_mask.h230 #define UVD_CGC_STATUS__VCPU_SCLK__SHIFT 0x19 macro
H A Duvd_6_0_sh_mask.h232 #define UVD_CGC_STATUS__VCPU_SCLK__SHIFT 0x19 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h846 #define UVD_CGC_STATUS__VCPU_SCLK__SHIFT … macro