Home
last modified time | relevance | path

Searched refs:UVD_MPC_SET_MUXB0__VARB_2__SHIFT (Results 1 – 6 of 6) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h618 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT … macro
H A Duvd_4_0_sh_mask.h517 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT 0x0000000c macro
H A Duvd_4_2_sh_mask.h502 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT 0xc macro
H A Duvd_5_0_sh_mask.h534 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT 0xc macro
H A Duvd_6_0_sh_mask.h536 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT 0xc macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h1079 #define UVD_MPC_SET_MUXB0__VARB_2__SHIFT … macro