Home
last modified time | relevance | path

Searched refs:clock_registers (Results 1 – 14 of 14) sorted by relevance

/dragonfly/sys/dev/drm/radeon/
H A Dni_dpm.c1194 ni_pi->clock_registers.dll_cntl = RREG32(DLL_CNTL); in ni_read_clock_registers()
1195 ni_pi->clock_registers.mpll_ss1 = RREG32(MPLL_SS1); in ni_read_clock_registers()
1196 ni_pi->clock_registers.mpll_ss2 = RREG32(MPLL_SS2); in ni_read_clock_registers()
1691 cpu_to_be32(ni_pi->clock_registers.mpll_ad_func_cntl); in ni_populate_smc_initial_state()
1699 cpu_to_be32(ni_pi->clock_registers.mclk_pwrmgt_cntl); in ni_populate_smc_initial_state()
1701 cpu_to_be32(ni_pi->clock_registers.dll_cntl); in ni_populate_smc_initial_state()
1703 cpu_to_be32(ni_pi->clock_registers.mpll_ss1); in ni_populate_smc_initial_state()
1705 cpu_to_be32(ni_pi->clock_registers.mpll_ss2); in ni_populate_smc_initial_state()
2172 u32 dll_cntl = ni_pi->clock_registers.dll_cntl; in ni_populate_mclk_value()
2173 u32 mpll_ss1 = ni_pi->clock_registers.mpll_ss1; in ni_populate_mclk_value()
[all …]
H A Dsi_dpm.c3576 si_pi->clock_registers.dll_cntl = RREG32(DLL_CNTL); in si_read_clock_registers()
3583 si_pi->clock_registers.mpll_ss1 = RREG32(MPLL_SS1); in si_read_clock_registers()
4376 cpu_to_be32(si_pi->clock_registers.dll_cntl); in si_populate_smc_initial_state()
4390 cpu_to_be32(si_pi->clock_registers.mpll_ss1); in si_populate_smc_initial_state()
4392 cpu_to_be32(si_pi->clock_registers.mpll_ss2); in si_populate_smc_initial_state()
4497 u32 dll_cntl = si_pi->clock_registers.dll_cntl; in si_populate_smc_acpi_state()
4592 cpu_to_be32(si_pi->clock_registers.mpll_ss1); in si_populate_smc_acpi_state()
4594 cpu_to_be32(si_pi->clock_registers.mpll_ss2); in si_populate_smc_acpi_state()
4880 u32 dll_cntl = si_pi->clock_registers.dll_cntl; in si_populate_mclk_value()
4887 u32 mpll_ss1 = si_pi->clock_registers.mpll_ss1; in si_populate_mclk_value()
[all …]
H A Dci_dpm.c1908 pi->clock_registers.cg_spll_func_cntl = in ci_read_clock_registers()
1910 pi->clock_registers.cg_spll_func_cntl_2 = in ci_read_clock_registers()
1912 pi->clock_registers.cg_spll_func_cntl_3 = in ci_read_clock_registers()
1914 pi->clock_registers.cg_spll_func_cntl_4 = in ci_read_clock_registers()
1916 pi->clock_registers.cg_spll_spread_spectrum = in ci_read_clock_registers()
1918 pi->clock_registers.cg_spll_spread_spectrum_2 = in ci_read_clock_registers()
1920 pi->clock_registers.dll_cntl = RREG32(DLL_CNTL); in ci_read_clock_registers()
2829 u32 dll_cntl = pi->clock_registers.dll_cntl; in ci_calculate_mclk_params()
2836 u32 mpll_ss1 = pi->clock_registers.mpll_ss1; in ci_calculate_mclk_params()
2837 u32 mpll_ss2 = pi->clock_registers.mpll_ss2; in ci_calculate_mclk_params()
[all …]
H A Dsi_dpm.h154 struct si_clock_registers clock_registers; member
H A Dni_dpm.h181 struct ni_clock_registers clock_registers; member
H A Dci_dpm.h199 struct ci_clock_registers clock_registers; member
/dragonfly/sys/dev/drm/amd/powerplay/smumgr/
H A Diceland_smumgr.c1054 uint32_t dll_cntl = data->clock_registers.vDLL_CNTL; in iceland_calculate_mclk_params()
1061 uint32_t mpll_ss1 = data->clock_registers.vMPLL_SS1; in iceland_calculate_mclk_params()
1062 uint32_t mpll_ss2 = data->clock_registers.vMPLL_SS2; in iceland_calculate_mclk_params()
1432 uint32_t dll_cntl = data->clock_registers.vDLL_CNTL; in iceland_populate_smc_acpi_level()
1532 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_AD_FUNC_CNTL); in iceland_populate_smc_acpi_level()
1534 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_DQ_FUNC_CNTL); in iceland_populate_smc_acpi_level()
1536 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_FUNC_CNTL); in iceland_populate_smc_acpi_level()
1538 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_FUNC_CNTL_1); in iceland_populate_smc_acpi_level()
1540 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_FUNC_CNTL_2); in iceland_populate_smc_acpi_level()
1542 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_SS1); in iceland_populate_smc_acpi_level()
[all …]
H A Dci_smumgr.c1030 uint32_t dll_cntl = data->clock_registers.vDLL_CNTL; in ci_calculate_mclk_params()
1037 uint32_t mpll_ss1 = data->clock_registers.vMPLL_SS1; in ci_calculate_mclk_params()
1038 uint32_t mpll_ss2 = data->clock_registers.vMPLL_SS2; in ci_calculate_mclk_params()
1384 uint32_t dll_cntl = data->clock_registers.vDLL_CNTL; in ci_populate_smc_acpi_level()
1484 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_AD_FUNC_CNTL); in ci_populate_smc_acpi_level()
1486 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_DQ_FUNC_CNTL); in ci_populate_smc_acpi_level()
1488 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_FUNC_CNTL); in ci_populate_smc_acpi_level()
1490 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_FUNC_CNTL_1); in ci_populate_smc_acpi_level()
1492 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_FUNC_CNTL_2); in ci_populate_smc_acpi_level()
1494 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_SS1); in ci_populate_smc_acpi_level()
[all …]
H A Dtonga_smumgr.c787 uint32_t dll_cntl = data->clock_registers.vDLL_CNTL; in tonga_calculate_mclk_params()
794 uint32_t mpll_ss1 = data->clock_registers.vMPLL_SS1; in tonga_calculate_mclk_params()
795 uint32_t mpll_ss2 = data->clock_registers.vMPLL_SS2; in tonga_calculate_mclk_params()
1175 uint32_t dll_cntl = data->clock_registers.vDLL_CNTL; in tonga_populate_smc_acpi_level()
1265 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_AD_FUNC_CNTL); in tonga_populate_smc_acpi_level()
1267 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_DQ_FUNC_CNTL); in tonga_populate_smc_acpi_level()
1269 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_FUNC_CNTL); in tonga_populate_smc_acpi_level()
1271 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_FUNC_CNTL_1); in tonga_populate_smc_acpi_level()
1273 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_FUNC_CNTL_2); in tonga_populate_smc_acpi_level()
1275 PP_HOST_TO_SMC_UL(data->clock_registers.vMPLL_SS1); in tonga_populate_smc_acpi_level()
[all …]
H A Dfiji_smumgr.c872 uint32_t spll_func_cntl = data->clock_registers.vCG_SPLL_FUNC_CNTL; in fiji_calculate_sclk_params()
873 uint32_t spll_func_cntl_3 = data->clock_registers.vCG_SPLL_FUNC_CNTL_3; in fiji_calculate_sclk_params()
874 uint32_t spll_func_cntl_4 = data->clock_registers.vCG_SPLL_FUNC_CNTL_4; in fiji_calculate_sclk_params()
875 uint32_t cg_spll_spread_spectrum = data->clock_registers.vCG_SPLL_SPREAD_SPECTRUM; in fiji_calculate_sclk_params()
876 uint32_t cg_spll_spread_spectrum_2 = data->clock_registers.vCG_SPLL_SPREAD_SPECTRUM_2; in fiji_calculate_sclk_params()
1320 uint32_t spll_func_cntl = data->clock_registers.vCG_SPLL_FUNC_CNTL; in fiji_populate_smc_acpi_level()
1321 uint32_t spll_func_cntl_2 = data->clock_registers.vCG_SPLL_FUNC_CNTL_2; in fiji_populate_smc_acpi_level()
1365 table->ACPILevel.CgSpllFuncCntl3 = data->clock_registers.vCG_SPLL_FUNC_CNTL_3; in fiji_populate_smc_acpi_level()
1366 table->ACPILevel.CgSpllFuncCntl4 = data->clock_registers.vCG_SPLL_FUNC_CNTL_4; in fiji_populate_smc_acpi_level()
1367 table->ACPILevel.SpllSpreadSpectrum = data->clock_registers.vCG_SPLL_SPREAD_SPECTRUM; in fiji_populate_smc_acpi_level()
[all …]
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dsi_dpm.c4036 si_pi->clock_registers.dll_cntl = RREG32(DLL_CNTL); in si_read_clock_registers()
4043 si_pi->clock_registers.mpll_ss1 = RREG32(MPLL_SS1); in si_read_clock_registers()
4841 cpu_to_be32(si_pi->clock_registers.dll_cntl); in si_populate_smc_initial_state()
4855 cpu_to_be32(si_pi->clock_registers.mpll_ss1); in si_populate_smc_initial_state()
4857 cpu_to_be32(si_pi->clock_registers.mpll_ss2); in si_populate_smc_initial_state()
4960 u32 dll_cntl = si_pi->clock_registers.dll_cntl; in si_populate_smc_acpi_state()
5056 cpu_to_be32(si_pi->clock_registers.mpll_ss1); in si_populate_smc_acpi_state()
5058 cpu_to_be32(si_pi->clock_registers.mpll_ss2); in si_populate_smc_acpi_state()
5343 u32 dll_cntl = si_pi->clock_registers.dll_cntl; in si_populate_mclk_value()
5350 u32 mpll_ss1 = si_pi->clock_registers.mpll_ss1; in si_populate_mclk_value()
[all …]
H A Dsi_dpm.h821 struct ni_clock_registers clock_registers; member
961 struct si_clock_registers clock_registers; member
/dragonfly/sys/dev/drm/amd/powerplay/hwmgr/
H A Dsmu7_hwmgr.c4264 data->clock_registers.vCG_SPLL_FUNC_CNTL = in smu7_read_clock_registers()
4266 data->clock_registers.vCG_SPLL_FUNC_CNTL_2 = in smu7_read_clock_registers()
4268 data->clock_registers.vCG_SPLL_FUNC_CNTL_3 = in smu7_read_clock_registers()
4270 data->clock_registers.vCG_SPLL_FUNC_CNTL_4 = in smu7_read_clock_registers()
4272 data->clock_registers.vCG_SPLL_SPREAD_SPECTRUM = in smu7_read_clock_registers()
4274 data->clock_registers.vCG_SPLL_SPREAD_SPECTRUM_2 = in smu7_read_clock_registers()
4276 data->clock_registers.vDLL_CNTL = in smu7_read_clock_registers()
4278 data->clock_registers.vMCLK_PWRMGT_CNTL = in smu7_read_clock_registers()
4280 data->clock_registers.vMPLL_AD_FUNC_CNTL = in smu7_read_clock_registers()
4282 data->clock_registers.vMPLL_DQ_FUNC_CNTL = in smu7_read_clock_registers()
[all …]
H A Dsmu7_hwmgr.h215 struct smu7_clock_registers clock_registers; member