/dragonfly/crypto/openssh/ |
H A D | krl.c | 252 struct revoked_serial rs, *ers, *crs, *irs; in insert_serial_range() local 291 KRL_DBG(("pred %llu:%llu", crs->lo, crs->hi)); in insert_serial_range() 295 if (crs->lo < ers->lo) { in insert_serial_range() 296 ers->lo = crs->lo; in insert_serial_range() 299 RB_REMOVE(revoked_serial_tree, rt, crs); in insert_serial_range() 300 free(crs); in insert_serial_range() 304 KRL_DBG(("succ %llu:%llu", crs->lo, crs->hi)); in insert_serial_range() 308 if (crs->hi > ers->hi) { in insert_serial_range() 309 ers->hi = crs->hi; in insert_serial_range() 312 RB_REMOVE(revoked_serial_tree, rt, crs); in insert_serial_range() [all …]
|
/dragonfly/share/examples/scsi_target/ |
H A D | scsi_target.c | 891 struct ccb_relsim crs; in rel_simq() local 893 bzero(&crs, sizeof(crs)); in rel_simq() 894 crs.ccb_h.func_code = XPT_REL_SIMQ; in rel_simq() 895 crs.release_flags = RELSIM_RELEASE_AFTER_QEMPTY; in rel_simq() 896 crs.openings = 0; in rel_simq() 897 crs.release_timeout = 0; in rel_simq() 898 crs.qfrozen_cnt = 0; in rel_simq() 899 send_ccb((union ccb *)&crs, /*priority*/0); in rel_simq()
|
/dragonfly/sys/bus/cam/ |
H A D | cam_periph.c | 1010 struct ccb_relsim *crs; in cam_release_devq() local 1013 crs = &xpt_alloc_ccb()->crs; in cam_release_devq() 1015 xpt_setup_ccb(&crs->ccb_h, path, /*priority*/1); in cam_release_devq() 1016 crs->ccb_h.func_code = XPT_REL_SIMQ; in cam_release_devq() 1017 crs->ccb_h.flags = getcount_only ? CAM_DEV_QFREEZE : 0; in cam_release_devq() 1018 crs->release_flags = relsim_flags; in cam_release_devq() 1019 crs->openings = openings; in cam_release_devq() 1020 crs->release_timeout = timeout; in cam_release_devq() 1021 xpt_action((union ccb *)crs); in cam_release_devq() 1022 cnt = crs->qfrozen_cnt; in cam_release_devq() [all …]
|
H A D | cam_xpt.c | 3393 struct ccb_relsim *crs; in xpt_action() local 3396 crs = &start_ccb->crs; in xpt_action() 3410 crs->openings); in xpt_action() 3415 crs->openings); in xpt_action() 6916 struct ccb_relsim crs; in xpt_set_transfer_settings() local 6929 crs.openings in xpt_set_transfer_settings() 6931 = crs.qfrozen_cnt in xpt_set_transfer_settings() 6982 struct ccb_relsim *crs; in xpt_start_tags() local 6987 crs = &xpt_alloc_ccb()->crs; in xpt_start_tags() 7002 crs->openings in xpt_start_tags() [all …]
|
H A D | cam_ccb.h | 890 struct ccb_relsim crs; member
|
/dragonfly/sys/dev/disk/mpt/ |
H A D | mpt_raid.c | 1091 struct ccb_relsim *crs; in mpt_adjust_queue_depth() local 1093 crs = &xpt_alloc_ccb()->crs; in mpt_adjust_queue_depth() 1094 xpt_setup_ccb(&crs->ccb_h, path, /*priority*/5); in mpt_adjust_queue_depth() 1095 crs->ccb_h.func_code = XPT_REL_SIMQ; in mpt_adjust_queue_depth() 1096 crs->ccb_h.flags = CAM_DEV_QFREEZE; in mpt_adjust_queue_depth() 1097 crs->release_flags = RELSIM_ADJUST_OPENINGS; in mpt_adjust_queue_depth() 1098 crs->openings = mpt->raid_queue_depth; in mpt_adjust_queue_depth() 1099 xpt_action((union ccb *)crs); in mpt_adjust_queue_depth() 1100 if (crs->ccb_h.status != CAM_REQ_CMP) { in mpt_adjust_queue_depth() 1102 "with CAM status %#x\n", crs->ccb_h.status); in mpt_adjust_queue_depth() [all …]
|
H A D | mpt_cam.c | 2510 struct ccb_relsim *crs; in mpt_cam_event() local 2531 crs = &xpt_alloc_ccb()->crs; in mpt_cam_event() 2532 xpt_setup_ccb(&crs->ccb_h, tmppath, 5); in mpt_cam_event() 2533 crs->ccb_h.func_code = XPT_REL_SIMQ; in mpt_cam_event() 2534 crs->ccb_h.flags = CAM_DEV_QFREEZE; in mpt_cam_event() 2535 crs->release_flags = RELSIM_ADJUST_OPENINGS; in mpt_cam_event() 2536 crs->openings = pqf->CurrentDepth - 1; in mpt_cam_event() 2537 xpt_action((union ccb *)crs); in mpt_cam_event() 2538 if (crs->ccb_h.status != CAM_REQ_CMP) { in mpt_cam_event() 2542 xpt_free_ccb(&crs->ccb_h); in mpt_cam_event()
|
/dragonfly/sys/dev/virtual/nvmm/x86/ |
H A D | nvmm_x86_svm.c | 1808 state->crs[NVMM_X64_CR_CR0]) & CR0_TLB_FLUSH) { in svm_state_gtlb_flush() 1882 vmcb->state.cr0 = state->crs[NVMM_X64_CR_CR0]; in svm_vcpu_setstate() 1883 vmcb->state.cr2 = state->crs[NVMM_X64_CR_CR2]; in svm_vcpu_setstate() 1884 vmcb->state.cr3 = state->crs[NVMM_X64_CR_CR3]; in svm_vcpu_setstate() 1885 vmcb->state.cr4 = state->crs[NVMM_X64_CR_CR4]; in svm_vcpu_setstate() 1893 cpudata->gxcr0 = state->crs[NVMM_X64_CR_XCR0]; in svm_vcpu_setstate() 2030 state->crs[NVMM_X64_CR_CR0] = vmcb->state.cr0; in svm_vcpu_getstate() 2031 state->crs[NVMM_X64_CR_CR2] = vmcb->state.cr2; in svm_vcpu_getstate() 2032 state->crs[NVMM_X64_CR_CR3] = vmcb->state.cr3; in svm_vcpu_getstate() 2033 state->crs[NVMM_X64_CR_CR4] = vmcb->state.cr4; in svm_vcpu_getstate() [all …]
|
H A D | nvmm_x86_vmx.c | 2566 if (cr3 != state->crs[NVMM_X64_CR_CR3]) { in vmx_state_gtlb_flush() 2634 (state->crs[NVMM_X64_CR_CR0] & CR0_STATIC_MASK) | in vmx_vcpu_setstate() 2637 (state->crs[NVMM_X64_CR_CR0] & ~CR0_STATIC_MASK) | in vmx_vcpu_setstate() 2640 cpudata->gcr2 = state->crs[NVMM_X64_CR_CR2]; in vmx_vcpu_setstate() 2649 cpudata->gcr8 = state->crs[NVMM_X64_CR_CR8]; in vmx_vcpu_setstate() 2653 cpudata->gxcr0 = state->crs[NVMM_X64_CR_XCR0]; in vmx_vcpu_setstate() 2793 state->crs[NVMM_X64_CR_CR0] = in vmx_vcpu_getstate() 2796 state->crs[NVMM_X64_CR_CR2] = cpudata->gcr2; in vmx_vcpu_getstate() 2799 state->crs[NVMM_X64_CR_CR8] = cpudata->gcr8; in vmx_vcpu_getstate() 2800 state->crs[NVMM_X64_CR_XCR0] = cpudata->gxcr0; in vmx_vcpu_getstate() [all …]
|
H A D | nvmm_x86.c | 162 .crs = {
|
H A D | nvmm_x86.h | 316 uint64_t crs[NVMM_X64_NCR]; member
|
/dragonfly/test/testcases/libnvmm/ |
H A D | h_io_assist.c | 105 state->crs[NVMM_X64_CR_CR0] = CR0_PG|CR0_PE|CR0_NE|CR0_TS|CR0_MP|CR0_WP|CR0_AM; in reset_machine() 108 state->crs[NVMM_X64_CR_CR4] = CR4_PAE; in reset_machine() 126 state->crs[NVMM_X64_CR_CR3] = 0x3000; in reset_machine()
|
H A D | h_mem_assist.c | 251 state->crs[NVMM_X64_CR_CR0] = CR0_PG|CR0_PE|CR0_NE|CR0_TS|CR0_MP|CR0_WP|CR0_AM; in reset_machine64() 254 state->crs[NVMM_X64_CR_CR4] = CR4_PAE; in reset_machine64() 272 state->crs[NVMM_X64_CR_CR3] = 0x3000; in reset_machine64()
|
/dragonfly/sbin/iscontrol/ |
H A D | fsm.c | 380 ccb->crs.release_flags = RELSIM_ADJUST_OPENINGS; in doCAM() 381 ccb->crs.openings = sess->op->tags; in doCAM() 391 syslog(LOG_INFO, "%s tagged openings now %d\n", pathstr, ccb->crs.openings); in doCAM()
|
/dragonfly/lib/libnvmm/ |
H A D | libnvmm_x86.c | 88 printf("| -> CR0=%"PRIx64"\n", state->crs[NVMM_X64_CR_CR0]); in nvmm_vcpu_dump() 89 printf("| -> CR3=%"PRIx64"\n", state->crs[NVMM_X64_CR_CR3]); in nvmm_vcpu_dump() 90 printf("| -> CR4=%"PRIx64"\n", state->crs[NVMM_X64_CR_CR4]); in nvmm_vcpu_dump() 91 printf("| -> CR8=%"PRIx64"\n", state->crs[NVMM_X64_CR_CR8]); in nvmm_vcpu_dump() 422 if ((state->crs[NVMM_X64_CR_CR0] & CR0_PG) == 0) { in x86_gva_to_gpa() 432 is_pae = (state->crs[NVMM_X64_CR_CR4] & CR4_PAE) != 0; in x86_gva_to_gpa() 434 has_pse = (state->crs[NVMM_X64_CR_CR4] & CR4_PSE) != 0; in x86_gva_to_gpa() 435 cr3 = state->crs[NVMM_X64_CR_CR3]; in x86_gva_to_gpa()
|
/dragonfly/test/nvmm/demo/toyvirt/ |
H A D | main.c | 225 state->crs[NVMM_X64_CR_CR0] = CR0_PE | CR0_ET | CR0_NW | CR0_CD; in toyvirt_init()
|
/dragonfly/sbin/camcontrol/ |
H A D | camcontrol.c | 2262 ccb->crs.release_flags = RELSIM_ADJUST_OPENINGS; in tagcontrol() 2263 ccb->crs.openings = numtags; in tagcontrol() 2283 pathstr, ccb->crs.openings); in tagcontrol()
|
/dragonfly/contrib/file/magic/Magdir/ |
H A D | wordprocessors | 69 !:ext wpd/wpt/wkb/icr/tut/sty/tst/crs
|
/dragonfly/etc/ |
H A D | services | 886 crs 507/tcp 887 crs 507/udp
|