Home
last modified time | relevance | path

Searched refs:hwmgr (Results 1 – 25 of 58) sorted by relevance

123

/dragonfly/sys/dev/drm/amd/powerplay/hwmgr/
H A Dhwmgr.c185 if (!hwmgr|| !hwmgr->smumgr_funcs || !hwmgr->smumgr_funcs->smu_init) in hwmgr_sw_init()
190 return hwmgr->smumgr_funcs->smu_init(hwmgr); in hwmgr_sw_init()
196 if (hwmgr && hwmgr->smumgr_funcs && hwmgr->smumgr_funcs->smu_fini) in hwmgr_sw_fini()
197 hwmgr->smumgr_funcs->smu_fini(hwmgr); in hwmgr_sw_fini()
206 if (!hwmgr || !hwmgr->smumgr_funcs) in hwmgr_hw_init()
265 hwmgr->hwmgr_func->backend_fini(hwmgr); in hwmgr_hw_init()
268 hwmgr->pptable_func->pptable_fini(hwmgr); in hwmgr_hw_init()
275 if (!hwmgr || !hwmgr->pm_en) in hwmgr_hw_fini()
285 hwmgr->hwmgr_func->backend_fini(hwmgr); in hwmgr_hw_fini()
287 hwmgr->pptable_func->pptable_fini(hwmgr); in hwmgr_hw_fini()
[all …]
H A Dhardwaremanager.c44 return hwmgr->hwmgr_func->asic_setup(hwmgr); in phm_setup_asic()
54 return hwmgr->hwmgr_func->power_off_asic(hwmgr); in phm_power_down_asic()
71 return hwmgr->hwmgr_func->power_state_set(hwmgr, &states); in phm_set_power_state()
118 ret = hwmgr->hwmgr_func->force_dpm_level(hwmgr, level); in phm_force_dpm_levels()
151 return hwmgr->hwmgr_func->powerdown_uvd(hwmgr); in phm_powerdown_uvd()
180 hwmgr->hwmgr_func->pre_display_config_changed(hwmgr); in phm_pre_display_configuration_changed()
191 hwmgr->hwmgr_func->display_config_changed(hwmgr); in phm_display_configuration_changed()
213 return hwmgr->hwmgr_func->stop_thermal_controller(hwmgr); in phm_stop_thermal_controller()
221 return hwmgr->hwmgr_func->register_irq_handlers(hwmgr); in phm_register_irq_handlers()
306 hwmgr->hwmgr_func->store_cc6_data(hwmgr, in phm_store_dal_configuration_data()
[all …]
H A Dpp_psm.c43 hwmgr->num_ps = table_entries = hwmgr->hwmgr_func->get_num_of_pp_table_entries(hwmgr); in psm_init_power_state_table()
45 hwmgr->ps_size = size = hwmgr->hwmgr_func->get_power_state_size(hwmgr) + in psm_init_power_state_table()
99 if (!hwmgr->ps) in psm_fini_power_state_table()
165 memcpy(hwmgr->request_ps, state, hwmgr->ps_size); in psm_set_states()
178 if (!hwmgr->ps) in psm_set_boot_states()
193 if (!hwmgr->ps) in psm_set_performance_states()
210 if (!hwmgr->ps) in psm_set_user_performance_state()
255 memcpy(hwmgr->current_ps, hwmgr->request_ps, hwmgr->ps_size); in power_state_management()
270 if (hwmgr->ps) in psm_adjust_power_state_dynamic()
281 if (!phm_force_dpm_levels(hwmgr, hwmgr->request_dpm_level)) in psm_adjust_power_state_dynamic()
[all …]
H A Dsmu7_thermal.c114 hwmgr->fan_ctrl_default_mode = in smu7_fan_ctrl_set_static_mode()
117 hwmgr->tmin = in smu7_fan_ctrl_set_static_mode()
158 hwmgr->hwmgr_func->set_max_fan_rpm_output(hwmgr, in smu7_fan_ctrl_start_smc_fan_control()
159 hwmgr->thermal_controller. in smu7_fan_ctrl_start_smc_fan_control()
162 hwmgr->hwmgr_func->set_max_fan_pwm_output(hwmgr, in smu7_fan_ctrl_start_smc_fan_control()
163 hwmgr->thermal_controller. in smu7_fan_ctrl_start_smc_fan_control()
175 hwmgr->thermal_controller. in smu7_fan_ctrl_start_smc_fan_control()
177 hwmgr->fan_ctrl_enabled = true; in smu7_fan_ctrl_start_smc_fan_control()
185 hwmgr->fan_ctrl_enabled = false; in smu7_fan_ctrl_stop_smc_fan_control()
442 smu7_thermal_initialize(hwmgr); in smu7_start_thermal_controller()
[all …]
H A Dvega10_thermal.c34 *current_rpm = smum_get_argument(hwmgr); in vega10_get_current_rpm()
51 hwmgr->thermal_controller.fanInfo. in vega10_fan_ctrl_get_fan_speed_info()
79 if (hwmgr->thermal_controller. in vega10_fan_ctrl_get_fan_speed_percent()
82 hwmgr->thermal_controller. in vega10_fan_ctrl_get_fan_speed_percent()
132 hwmgr->fan_ctrl_default_mode = in vega10_fan_ctrl_set_static_mode()
135 hwmgr->tmin = in vega10_fan_ctrl_set_static_mode()
164 hwmgr->fan_ctrl_default_mode)); in vega10_fan_ctrl_set_default_mode()
188 hwmgr, true, in vega10_enable_fan_control_feature()
205 hwmgr, false, in vega10_disable_fan_control_feature()
552 ret = smum_smc_table_manager(hwmgr, in vega10_thermal_setup_fan_table()
[all …]
H A Dsmu8_hwmgr.c272 struct pp_hwmgr *hwmgr, in smu8_init_dynamic_state_adjustment_rule_settings() argument
769 hwmgr->backend; in smu8_set_watermark_threshold()
812 hwmgr, in smu8_disable_nb_dpm()
833 hwmgr, in smu8_enable_nb_dpm()
1085 hwmgr->backend = data; in smu8_hwmgr_backend_init()
1108 if (hwmgr != NULL) { in smu8_hwmgr_backend_fini()
1112 kfree(hwmgr->backend); in smu8_hwmgr_backend_fini()
1113 hwmgr->backend = NULL; in smu8_hwmgr_backend_fini()
1234 hwmgr, in smu8_dpm_powerup_uvd()
1299 if (hwmgr == NULL) in smu8_dpm_get_sclk()
[all …]
H A Dsmu10_hwmgr.c140 struct pp_hwmgr *hwmgr) in smu10_init_dynamic_state_adjustment_rule_settings() argument
307 while (!smu10_is_gfx_on(hwmgr)) in smu10_disable_gfx_off()
479 hwmgr->backend = data; in smu10_hwmgr_backend_init()
538 kfree(hwmgr->backend); in smu10_hwmgr_backend_fini()
539 hwmgr->backend = NULL; in smu10_hwmgr_backend_fini()
682 if (hwmgr == NULL) in smu10_dpm_get_mclk()
698 if (hwmgr == NULL) in smu10_dpm_get_sclk()
716 struct pp_hwmgr *hwmgr, in smu10_dpm_get_pp_table_entry_callback() argument
860 now = smum_get_argument(hwmgr); in smu10_print_clock_levels()
882 now = smum_get_argument(hwmgr); in smu10_print_clock_levels()
[all …]
H A Dsmu7_hwmgr.c1597 if (hwmgr->chip_id == CHIP_POLARIS12 || hwmgr->is_kicker) { in smu7_init_dpm_defaults()
2406 tmp = smu7_patch_vddc(hwmgr, hwmgr->dyn_state.vddc_dependency_on_sclk); in smu7_patch_dependency_tables_with_leakage()
2410 tmp = smu7_patch_vddc(hwmgr, hwmgr->dyn_state.vddc_dependency_on_mclk); in smu7_patch_dependency_tables_with_leakage()
2414 tmp = smu7_patch_vddc(hwmgr, hwmgr->dyn_state.vddc_dep_on_dal_pwrl); in smu7_patch_dependency_tables_with_leakage()
2418 tmp = smu7_patch_vddci(hwmgr, hwmgr->dyn_state.vddci_dependency_on_mclk); in smu7_patch_dependency_tables_with_leakage()
2450 tmp = smu7_patch_cac_vddc(hwmgr, hwmgr->dyn_state.cac_leakage_table); in smu7_patch_dependency_tables_with_leakage()
2505 kfree(hwmgr->backend); in smu7_hwmgr_backend_fini()
2506 hwmgr->backend = NULL; in smu7_hwmgr_backend_fini()
2548 hwmgr->backend = data; in smu7_hwmgr_backend_init()
3019 if (hwmgr == NULL) in smu7_dpm_get_mclk()
[all …]
H A Dprocesspptables.c456 hwmgr, in set_platform_caps()
462 hwmgr, in set_platform_caps()
468 hwmgr, in set_platform_caps()
474 hwmgr, in set_platform_caps()
480 hwmgr, in set_platform_caps()
486 hwmgr, in set_platform_caps()
492 hwmgr, in set_platform_caps()
498 hwmgr, in set_platform_caps()
504 hwmgr, in set_platform_caps()
510 hwmgr, in set_platform_caps()
[all …]
H A Dsmu7_clockpowergating.c103 smu7_powerup_uvd(hwmgr); in smu7_disable_clock_power_gating()
104 smu7_powerup_vce(hwmgr); in smu7_disable_clock_power_gating()
125 smu7_powerup_uvd(hwmgr); in smu7_powergate_uvd()
153 smu7_powerup_vce(hwmgr); in smu7_powergate_vce()
184 hwmgr, msg, value)) in smu7_update_clock_gatings()
194 hwmgr, msg, value)) in smu7_update_clock_gatings()
207 hwmgr, msg, value)) in smu7_update_clock_gatings()
218 hwmgr, msg, value)) in smu7_update_clock_gatings()
231 hwmgr, msg, value)) in smu7_update_clock_gatings()
244 hwmgr, msg, value)) in smu7_update_clock_gatings()
[all …]
H A Dvega12_hwmgr.c364 kfree(hwmgr->backend); in vega12_hwmgr_backend_fini()
365 hwmgr->backend = NULL; in vega12_hwmgr_backend_fini()
380 hwmgr->backend = data; in vega12_hwmgr_backend_init()
397 vega12_init_dpm_defaults(hwmgr); in vega12_hwmgr_backend_init()
502 *clock = smum_get_argument(hwmgr); in vega12_get_dpm_frequency_by_index()
704 hwmgr->gfx_power_profile = hwmgr->default_gfx_power_profile;
705 hwmgr->compute_power_profile = hwmgr->default_compute_power_profile;
848 struct pp_hwmgr *hwmgr) in vega12_odn_initialize_default_settings() argument
1218 value = smum_get_argument(hwmgr); in vega12_get_gpu_power()
1260 struct pp_hwmgr *hwmgr, in vega12_get_current_activity_percent() argument
[all …]
H A Dvega10_hwmgr.c472 hwmgr->smu_version = smum_get_argument(hwmgr); in vega10_init_dpm_defaults()
789 kfree(hwmgr->backend); in vega10_hwmgr_backend_fini()
790 hwmgr->backend = NULL; in vega10_hwmgr_backend_fini()
807 hwmgr->backend = data; in vega10_hwmgr_backend_init()
1460 hwmgr, in vega10_populate_single_lclk_level()
1530 if (hwmgr->od_enabled) in vega10_populate_single_gfx_level()
1695 if (hwmgr->od_enabled) in vega10_populate_vddc_soc_levels()
1731 if (hwmgr->od_enabled) in vega10_populate_single_memory_level()
1827 (hwmgr->pptable); in vega10_populate_single_display_type()
3617 if (hwmgr == NULL) in vega10_dpm_get_sclk()
[all …]
H A Dvega12_thermal.c34 PP_ASSERT_WITH_CODE(!smum_send_msg_to_smc(hwmgr, in vega12_get_current_rpm()
38 *current_rpm = smum_get_argument(hwmgr); in vega12_get_current_rpm()
59 return vega12_get_current_rpm(hwmgr, speed); in vega12_fan_ctrl_get_fan_speed_rpm()
76 hwmgr, true, in vega12_enable_fan_control_feature()
94 hwmgr, false, in vega12_disable_fan_control_feature()
111 !vega12_enable_fan_control_feature(hwmgr), in vega12_fan_ctrl_start_smc_fan_control()
148 struct amdgpu_device *adev = hwmgr->adev; in vega12_thermal_get_temperature()
175 struct amdgpu_device *adev = hwmgr->adev; in vega12_thermal_set_temperature_range()
210 struct amdgpu_device *adev = hwmgr->adev; in vega12_thermal_enable_alert()
228 struct amdgpu_device *adev = hwmgr->adev; in vega12_thermal_disable_alert()
[all …]
H A Dprocess_pptables_v1_0.c69 hwmgr, in set_platform_caps()
75 hwmgr, in set_platform_caps()
81 hwmgr, in set_platform_caps()
87 hwmgr, in set_platform_caps()
93 hwmgr, in set_platform_caps()
99 hwmgr, in set_platform_caps()
105 hwmgr, in set_platform_caps()
111 hwmgr, in set_platform_caps()
117 hwmgr, in set_platform_caps()
123 hwmgr, in set_platform_caps()
[all …]
/dragonfly/sys/dev/drm/amd/powerplay/
H A Damd_powerplay.c184 if (hwmgr && hwmgr->pm_en) { in pp_late_init()
290 if (!hwmgr || !hwmgr->pm_en) in pp_set_clockgating_by_smu()
342 if (!hwmgr || !hwmgr->pm_en) in pp_dpm_force_performance_level()
363 if (!hwmgr || !hwmgr->pm_en) in pp_dpm_get_performance_level()
377 if (!hwmgr || !hwmgr->pm_en) in pp_dpm_get_sclk()
395 if (!hwmgr || !hwmgr->pm_en) in pp_dpm_get_mclk()
412 if (!hwmgr || !hwmgr->pm_en) in pp_dpm_powergate_vce()
428 if (!hwmgr || !hwmgr->pm_en) in pp_dpm_powergate_uvd()
462 if (!hwmgr || !hwmgr->pm_en || !hwmgr->current_ps) in pp_dpm_get_current_power_state()
587 if (!hwmgr || !hwmgr->pm_en ||!hwmgr->ps) in pp_dpm_get_pp_num_states()
[all …]
/dragonfly/sys/dev/drm/amd/powerplay/smumgr/
H A Dsmumgr.c56 return hwmgr->smumgr_funcs->thermal_avfs_enable(hwmgr); in smum_thermal_avfs_enable()
64 return hwmgr->smumgr_funcs->thermal_setup_fan_table(hwmgr); in smum_thermal_setup_fan_table()
73 return hwmgr->smumgr_funcs->update_sclk_threshold(hwmgr); in smum_update_sclk_threshold()
82 return hwmgr->smumgr_funcs->update_smc_table(hwmgr, type); in smum_update_smc_table()
98 return hwmgr->smumgr_funcs->process_firmware_header(hwmgr); in smum_process_firmware_header()
105 return hwmgr->smumgr_funcs->get_argument(hwmgr); in smum_get_argument()
139 return hwmgr->smumgr_funcs->send_msg_to_smc(hwmgr, msg); in smum_send_msg_to_smc()
155 return hwmgr->smumgr_funcs->init_smc_table(hwmgr); in smum_init_smc_table()
188 return hwmgr->smumgr_funcs->is_dpm_running(hwmgr); in smum_is_dpm_running()
196 return hwmgr->smumgr_funcs->is_hw_avfs_present(hwmgr); in smum_is_hw_avfs_present()
[all …]
H A Dsmu8_smumgr.c57 if (hwmgr == NULL || hwmgr->device == NULL) in smu8_get_argument()
68 if (hwmgr == NULL || hwmgr->device == NULL) in smu8_send_msg_to_smc_async()
100 if (hwmgr == NULL || hwmgr->device == NULL) in smu8_set_smc_sram_address()
124 if (hwmgr == NULL || hwmgr->device == NULL) in smu8_write_smc_sram_dword()
137 if (hwmgr == NULL || hwmgr->device == NULL) in smu8_send_msg_to_smc_with_parameter()
153 if (hwmgr == NULL || hwmgr->device == NULL) in smu8_check_fw_load_finish()
181 if (hwmgr == NULL || hwmgr->device == NULL) in smu8_load_mec_firmware()
328 struct pp_hwmgr *hwmgr, in smu8_smu_populate_single_scratch_task() argument
708 if (hwmgr == NULL || hwmgr->device == NULL) in smu8_start_smu()
712 hwmgr->smu_version = cgs_read_register(hwmgr->device, mmMP0PUB_IND_DATA); in smu8_start_smu()
[all …]
H A Dsmu7_smumgr.c363 if (!hwmgr->not_vf) in smu7_populate_single_firmware_entry()
384 if (!hwmgr->reload_fw) { in smu7_request_smu_load_fw()
396 if (hwmgr->not_vf) { in smu7_request_smu_load_fw()
460 if (!hwmgr->not_vf) in smu7_request_smu_load_fw()
497 return hwmgr->smumgr_funcs->start_smu(hwmgr); in smu7_reload_firmware()
534 hwmgr->is_kicker = info.is_kicker; in smu7_upload_smu_firmware_image()
604 if (!hwmgr->not_vf) in smu7_init()
624 hwmgr->avfs_supported = true; in smu7_init()
638 if (hwmgr->not_vf) in smu7_smu_fini()
646 kfree(hwmgr->smu_backend); in smu7_smu_fini()
[all …]
H A Dci_smumgr.c1022 struct pp_hwmgr *hwmgr, in ci_calculate_mclk_params() argument
1173 struct pp_hwmgr *hwmgr, in ci_populate_single_memory_level() argument
1619 struct pp_hwmgr *hwmgr, in ci_populate_memory_timing_parameters() argument
1671 hwmgr, in ci_program_memory_timing_parameters()
1760 struct pp_hwmgr *hwmgr, in ci_convert_mc_reg_table_entry_to_smc() argument
1795 hwmgr, in ci_convert_mc_reg_table_to_smc()
2117 ci_start_smc(hwmgr); in ci_init_smc_table()
2225 hwmgr, in ci_update_sclk_threshold()
2761 (hwmgr->smu_backend); in ci_update_dpm_settings()
2952 ci_reset_smc(hwmgr); in ci_stop_smc()
[all …]
H A Dsmu10_smumgr.c82 smu10_wait_for_response(hwmgr); in smu10_send_msg_to_smc()
100 smu10_wait_for_response(hwmgr); in smu10_send_msg_to_smc_with_parameter()
176 smu10_send_msg_to_smc(hwmgr, in smu10_verify_smc_interface()
191 smu10_send_msg_to_smc(hwmgr, in smu10_smc_enable_sdma()
197 smu10_send_msg_to_smc(hwmgr, in smu10_smc_disable_sdma()
228 kfree(hwmgr->smu_backend); in smu10_smu_fini()
229 hwmgr->smu_backend = NULL; in smu10_smu_fini()
240 hwmgr->smu_version = smu10_read_arg_from_smc(hwmgr); in smu10_start_smu()
245 smu10_smc_enable_sdma(hwmgr); in smu10_start_smu()
246 smu10_smc_enable_vcn(hwmgr); in smu10_start_smu()
[all …]
H A Diceland_smumgr.c147 iceland_start_smc(hwmgr); in iceland_smu_start_smc()
188 if (hwmgr == NULL || hwmgr->device == NULL) in iceland_smu_upload_firmware_image()
216 iceland_stop_smc_clock(hwmgr); in iceland_smu_upload_firmware_image()
219 iceland_reset_smc(hwmgr); in iceland_smu_upload_firmware_image()
271 if (smu7_init(hwmgr)) { in iceland_smu_init()
1045 struct pp_hwmgr *hwmgr, in iceland_calculate_mclk_params() argument
1228 struct pp_hwmgr *hwmgr, in iceland_populate_single_memory_level() argument
1582 struct pp_hwmgr *hwmgr, in iceland_populate_memory_timing_parameters() argument
1635 hwmgr, in iceland_program_memory_timing_parameters()
1762 hwmgr, in iceland_convert_mc_reg_table_to_smc()
[all …]
H A Dpolaris10_smumgr.c177 if (!hwmgr->avfs_supported) in polaris10_avfs_event_mgr()
296 if (!smu7_is_smc_ram_running(hwmgr) && hwmgr->not_vf) { in polaris10_start_smu()
343 if (smu7_init(hwmgr)) { in polaris10_smu_init()
747 if (hwmgr->chip_id == CHIP_POLARIS12 || hwmgr->is_kicker) in polaris10_populate_ulv_level()
919 if (hwmgr->od_enabled) in polaris10_populate_single_graphic_level()
1081 if (hwmgr->od_enabled) in polaris10_populate_single_memory_level()
1382 hwmgr, in polaris10_program_memory_timing_parameters()
1531 if (hwmgr->is_kicker) { in polaris10_populate_clock_stretcher_data_table()
1539 if (hwmgr->is_kicker) { in polaris10_populate_clock_stretcher_data_table()
2237 hwmgr, in polaris10_update_sclk_threshold()
[all …]
H A Dfiji_smumgr.c263 if (!hwmgr->avfs_supported) in fiji_avfs_event_mgr()
288 if (!smu7_is_smc_ram_running(hwmgr) && hwmgr->not_vf) { in fiji_start_smu()
318 smu7_read_smc_sram_dword(hwmgr, in fiji_start_smu()
334 if (!hwmgr->not_vf) in fiji_is_hw_avfs_present()
356 if (smu7_init(hwmgr)) { in fiji_smu_init()
961 if (hwmgr->od_enabled) in fiji_populate_single_graphic_level()
1185 if (hwmgr->od_enabled) in fiji_populate_single_memory_level()
1559 hwmgr, in fiji_program_memory_timing_parameters()
2254 if (!hwmgr->avfs_supported) in fiji_thermal_avfs_enable()
2290 hwmgr, in fiji_update_sclk_threshold()
[all …]
H A Dvegam_smumgr.c91 hwmgr->smu_backend = smu_data; in vegam_smu_init()
93 if (smu7_init(hwmgr)) { in vegam_smu_init()
177 smu7_program_jump_on_start(hwmgr); in vegam_start_smu_in_non_protection_mode()
199 if (!smu7_is_smc_ram_running(hwmgr) && hwmgr->not_vf) { in vegam_start_smu()
216 smu7_read_smc_sram_dword(hwmgr, in vegam_start_smu()
1310 hwmgr, in vegam_program_memory_timing_parameters()
1587 if (!hwmgr->avfs_supported) in vegam_populate_avfs_parameters()
1649 smu7_copy_bytes_to_smc(hwmgr, in vegam_populate_avfs_parameters()
1659 smu7_copy_bytes_to_smc(hwmgr, in vegam_populate_avfs_parameters()
2235 hwmgr, in vegam_update_sclk_threshold()
[all …]
/dragonfly/sys/dev/drm/amd/powerplay/inc/
H A Dhwmgr.h189 int (*smu_init)(struct pp_hwmgr *hwmgr);
190 int (*smu_fini)(struct pp_hwmgr *hwmgr);
191 int (*start_smu)(struct pp_hwmgr *hwmgr);
219 int (*stop_smc)(struct pp_hwmgr *hwmgr);
339 struct pp_hwmgr *hwmgr,
774 int hwmgr_sw_init(struct pp_hwmgr *hwmgr);
775 int hwmgr_sw_fini(struct pp_hwmgr *hwmgr);
776 int hwmgr_hw_init(struct pp_hwmgr *hwmgr);
777 int hwmgr_hw_fini(struct pp_hwmgr *hwmgr);
778 int hwmgr_suspend(struct pp_hwmgr *hwmgr);
[all …]

123