Home
last modified time | relevance | path

Searched refs:set_clockgating_state (Results 1 – 25 of 31) sorted by relevance

12

/dragonfly/sys/dev/drm/amd/amdgpu/
H A Damdgpu_device.c1106 if (!adev->ip_blocks[i].version->funcs->set_clockgating_state) in amdgpu_device_ip_set_clockgating_state()
1108 r = adev->ip_blocks[i].version->funcs->set_clockgating_state( in amdgpu_device_ip_set_clockgating_state()
1726 adev->ip_blocks[i].version->funcs->set_clockgating_state) { in amdgpu_device_ip_late_set_cg_state()
1728 r = adev->ip_blocks[i].version->funcs->set_clockgating_state((void *)adev, in amdgpu_device_ip_late_set_cg_state()
1832 adev->ip_blocks[i].version->funcs->set_clockgating_state) { in amdgpu_device_ip_fini()
1834 r = adev->ip_blocks[i].version->funcs->set_clockgating_state((void *)adev, in amdgpu_device_ip_fini()
1862 adev->ip_blocks[i].version->funcs->set_clockgating_state) { in amdgpu_device_ip_fini()
1864 r = adev->ip_blocks[i].version->funcs->set_clockgating_state((void *)adev, in amdgpu_device_ip_fini()
1965 if (adev->ip_blocks[i].version->funcs->set_clockgating_state) { in amdgpu_device_ip_suspend_phase1()
2026 adev->ip_blocks[i].version->funcs->set_clockgating_state) { in amdgpu_device_ip_suspend_phase2()
[all …]
H A Dcz_ih.c439 .set_clockgating_state = cz_ih_set_clockgating_state,
H A Diceland_ih.c437 .set_clockgating_state = iceland_ih_set_clockgating_state,
H A Dtonga_ih.c503 .set_clockgating_state = tonga_ih_set_clockgating_state,
H A Damdgpu_psp.c567 .set_clockgating_state = psp_set_clockgating_state,
H A Dvega10_ih.c499 .set_clockgating_state = vega10_ih_set_clockgating_state,
H A Damdgpu_acp.c622 .set_clockgating_state = acp_set_clockgating_state,
H A Ddce_virtual.c540 .set_clockgating_state = dce_virtual_set_clockgating_state,
H A Duvd_v5_0.c853 .set_clockgating_state = uvd_v5_0_set_clockgating_state,
H A Dgmc_v9_0.c1229 .set_clockgating_state = gmc_v9_0_set_clockgating_state,
H A Dsoc15.c1005 .set_clockgating_state = soc15_common_set_clockgating_state,
H A Dvce_v3_0.c889 .set_clockgating_state = vce_v3_0_set_clockgating_state,
H A Dvce_v4_0.c1059 .set_clockgating_state = vce_v4_0_set_clockgating_state,
H A Dsdma_v2_4.c1181 .set_clockgating_state = sdma_v2_4_set_clockgating_state,
H A Dcik.c1983 .set_clockgating_state = cik_common_set_clockgating_state,
H A Dgmc_v7_0.c1374 .set_clockgating_state = gmc_v7_0_set_clockgating_state,
H A Dvi.c1573 .set_clockgating_state = vi_common_set_clockgating_state,
H A Duvd_v6_0.c1525 .set_clockgating_state = uvd_v6_0_set_clockgating_state,
H A Dgmc_v8_0.c1740 .set_clockgating_state = gmc_v8_0_set_clockgating_state,
H A Dsdma_v3_0.c1620 .set_clockgating_state = sdma_v3_0_set_clockgating_state,
H A Dvcn_v1_0.c1652 .set_clockgating_state = vcn_v1_0_set_clockgating_state,
H A Dsdma_v4_0.c1617 .set_clockgating_state = sdma_v4_0_set_clockgating_state,
H A Duvd_v7_0.c1770 .set_clockgating_state = uvd_v7_0_set_clockgating_state,
/dragonfly/sys/dev/drm/amd/include/
H A Damd_shared.h176 int (*set_clockgating_state)(void *handle, member
/dragonfly/sys/dev/drm/amd/powerplay/
H A Damd_powerplay.c263 .set_clockgating_state = pp_set_clockgating_state,

12