Home
last modified time | relevance | path

Searched refs:BMCR_RESET (Results 1 – 20 of 20) sorted by relevance

/freebsd/sys/dev/mii/
H A Dnsphyter.c224 reg = BMCR_RESET; in nsphyter_reset()
226 reg = BMCR_RESET | BMCR_ISO; in nsphyter_reset()
250 if (reg != 0 && (reg & BMCR_RESET) == 0) in nsphyter_reset()
H A Dnsphy.c282 reg = BMCR_RESET; in nsphy_reset()
284 reg = BMCR_RESET | BMCR_ISO; in nsphy_reset()
306 if (reg != 0 && (reg & BMCR_RESET) == 0) in nsphy_reset()
H A Dsmcphy.c188 PHY_WRITE(sc, MII_BMCR, BMCR_RESET); in smcphy_reset()
193 if ((bmcr & BMCR_RESET) == 0) in smcphy_reset()
197 if (bmcr & BMCR_RESET) in smcphy_reset()
H A Datphy.c165 PHY_WRITE(sc, MII_BMCR, bmcr | BMCR_RESET | BMCR_AUTOEN | in atphy_service()
298 if ((PHY_READ(sc, MII_BMCR) & BMCR_RESET) == 0) in atphy_reset()
362 PHY_WRITE(sc, MII_BMCR, BMCR_RESET | BMCR_AUTOEN | BMCR_STARTNEG); in atphy_setmedia()
H A Djmphy.c232 PHY_WRITE(sc, MII_BMCR, BMCR_RESET | BMCR_AUTOEN); in jmphy_reset()
236 if ((PHY_READ(sc, MII_BMCR) & BMCR_RESET) == 0) in jmphy_reset()
H A Dmii.h51 #define BMCR_RESET 0x8000 /* reset */ macro
H A Dmii_physubr.c338 reg = BMCR_RESET; in mii_phy_reset()
340 reg = BMCR_RESET | BMCR_ISO; in mii_phy_reset()
346 if ((reg & BMCR_RESET) == 0) in mii_phy_reset()
H A Dmv88e151x.c144 PHY_WRITE(sc, MII_BMCR, BMCR_RESET | BMCR_AUTOEN | in mv88e151x_attach()
/freebsd/sys/dev/cxgb/common/
H A Dcxgb_aq100x.c241 v &= BMCR_RESET; in aq100x_power_down()
262 BMCR_RESET, BMCR_ANENABLE | BMCR_ANRESTART); in aq100x_autoneg_enable()
339 BMCR_RESET | BMCR_ANENABLE | BMCR_ANRESTART, 0); in aq100x_set_speed_duplex()
500 v &= BMCR_RESET; in t3_aq100x_phy_prep()
H A Dcxgb_t3_hw.c398 err = t3_mdio_change_bits(phy, mmd, MII_BMCR, BMCR_PDOWN, BMCR_RESET); in t3_phy_reset()
406 ctl &= BMCR_RESET; in t3_phy_reset()
/freebsd/sys/dev/usb/net/
H A Dif_smsc.c1291 smsc_miibus_writereg(sc->sc_ue.ue_dev, sc->sc_phyno, MII_BMCR, BMCR_RESET); in smsc_phy_init()
1297 } while ((bmcr & BMCR_RESET) && ((ticks - start_ticks) < max_ticks)); in smsc_phy_init()
H A Dif_muge.c901 BMCR_RESET); in lan78xx_phy_init()
908 } while ((bmcr & BMCR_RESET) && ((ticks - start_ticks) < max_ticks)); in lan78xx_phy_init()
/freebsd/sys/dev/bfe/
H A Dif_bfe.c896 bfe_writephy(sc, 0, BMCR_RESET); in bfe_resetphy()
899 if (val & BMCR_RESET) { in bfe_resetphy()
/freebsd/sys/dev/xilinx/
H A Dif_xae.c760 BMCR_AUTOEN | BMCR_FDX | BMCR_SPEED1 | BMCR_RESET); in xae_phy_fixup()
/freebsd/sys/dev/age/
H A Dif_age.c404 age_miibus_writereg(sc->age_dev, sc->age_phyaddr, MII_BMCR, BMCR_RESET); in age_phy_reset()
424 BMCR_RESET | BMCR_AUTOEN | BMCR_STARTNEG); in age_phy_reset()
1382 MII_BMCR, BMCR_RESET | BMCR_AUTOEN | BMCR_STARTNEG); in age_setwol()
/freebsd/sys/dev/re/
H A Dif_re.c814 re_miibus_writereg(sc->rl_dev, phyaddr, MII_BMCR, BMCR_RESET); in re_diag()
817 if (!(status & BMCR_RESET)) in re_diag()
/freebsd/sys/dev/ale/
H A Dif_ale.c1444 MII_BMCR, BMCR_RESET | BMCR_AUTOEN | BMCR_STARTNEG); in ale_setlinkspeed()
/freebsd/sys/dev/nfe/
H A Dif_nfe.c3278 MII_BMCR, BMCR_RESET | BMCR_AUTOEN | BMCR_STARTNEG); in nfe_set_linkspeed()
/freebsd/sys/dev/alc/
H A Dif_alc.c2497 MII_BMCR, BMCR_RESET | BMCR_AUTOEN | BMCR_STARTNEG); in alc_setlinkspeed()
/freebsd/sys/dev/bge/
H A Dif_bge.c3857 sc->bge_phy_addr, MII_BMCR, BMCR_RESET); in bge_attach()