/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPURegBankCombiner.cpp | 83 Register &Val, CstTy &K0, CstTy &K1) const; 186 m_Cst(K1)), in matchMed() 205 std::optional<ValueAndVReg> K0, K1; in matchIntMinMaxToMed3() local 215 MatchInfo = {OpcodeTriple.Med, Val, K0->VReg, K1->VReg}; in matchIntMinMaxToMed3() 249 std::optional<FPValueAndVReg> K0, K1; in matchFPMinMaxToMed3() local 254 if (K0->Value > K1->Value) in matchFPMinMaxToMed3() 267 (!MRI.hasOneNonDBGUse(K1->VReg) || TII.isInlineConstant(K1->Value))) { in matchFPMinMaxToMed3() 268 MatchInfo = {OpcodeTriple.Med, Val, K0->VReg, K1->VReg}; in matchFPMinMaxToMed3() 281 std::optional<FPValueAndVReg> K0, K1; in matchFPMinMaxToClamp() local 389 if (isFCst(K0) && isFCst(K1)) { in isClampZeroToOne() [all …]
|
H A D | AMDGPUISelLowering.cpp | 2891 SDValue K1 = DAG.getConstantFP(0x1.4f0978p-11f, SL, VT); in lowerFEXP10Unsafe() local 2895 SDValue Mul1 = DAG.getNode(ISD::FMUL, SL, VT, X, K1, Flags); in lowerFEXP10Unsafe() 2917 SDValue K1 = DAG.getConstantFP(0x1.4f0978p-11f, SL, VT); in lowerFEXP10Unsafe() local 2921 SDValue Mul1 = DAG.getNode(ISD::FMUL, SL, VT, AdjustedX, K1, Flags); in lowerFEXP10Unsafe() 3427 SDValue K0, K1; in LowerFP_TO_INT64() local 3432 K1 = DAG.getConstantFP( in LowerFP_TO_INT64() 3438 K1 = DAG.getConstantFP( in LowerFP_TO_INT64() 3446 SDValue Fma = DAG.getNode(ISD::FMA, SL, SrcVT, FloorMul, K1, Trunc); in LowerFP_TO_INT64()
|
/freebsd/contrib/llvm-project/clang/include/clang/Lex/ |
H A D | DependencyDirectivesScanner.h | 49 bool isOneOf(tok::TokenKind K1, tok::TokenKind K2) const { in isOneOf() 50 return is(K1) || is(K2); in isOneOf() 52 template <typename... Ts> bool isOneOf(tok::TokenKind K1, Ts... Ks) const { in isOneOf() 53 return is(K1) || isOneOf(Ks...); in isOneOf()
|
H A D | Token.h | 100 bool isOneOf(tok::TokenKind K1, tok::TokenKind K2) const { in isOneOf() argument 101 return is(K1) || is(K2); in isOneOf() 103 template <typename... Ts> bool isOneOf(tok::TokenKind K1, Ts... Ks) const { in isOneOf() argument 104 return is(K1) || isOneOf(Ks...); in isOneOf()
|
/freebsd/sys/opencrypto/ |
H A D | rmd160.c | 60 #define K1 0x5A827999U macro 196 R(e, a, b, c, d, F1, K1, 7, 7); in RMD160Transform() 197 R(d, e, a, b, c, F1, K1, 6, 4); in RMD160Transform() 198 R(c, d, e, a, b, F1, K1, 8, 13); in RMD160Transform() 199 R(b, c, d, e, a, F1, K1, 13, 1); in RMD160Transform() 200 R(a, b, c, d, e, F1, K1, 11, 10); in RMD160Transform() 201 R(e, a, b, c, d, F1, K1, 9, 6); in RMD160Transform() 202 R(d, e, a, b, c, F1, K1, 7, 15); in RMD160Transform() 203 R(c, d, e, a, b, F1, K1, 15, 3); in RMD160Transform() 204 R(b, c, d, e, a, F1, K1, 7, 12); in RMD160Transform() [all …]
|
/freebsd/contrib/bearssl/src/hash/ |
H A D | sha1.c | 34 #define K1 ((uint32_t)0x5A827999) macro 64 e += ROTL(a, 5) + F(b, c, d) + K1 + m[i + 0]; b = ROTL(b, 30); in br_sha1_round() 65 d += ROTL(e, 5) + F(a, b, c) + K1 + m[i + 1]; a = ROTL(a, 30); in br_sha1_round() 66 c += ROTL(d, 5) + F(e, a, b) + K1 + m[i + 2]; e = ROTL(e, 30); in br_sha1_round() 67 b += ROTL(c, 5) + F(d, e, a) + K1 + m[i + 3]; d = ROTL(d, 30); in br_sha1_round() 68 a += ROTL(b, 5) + F(c, d, e) + K1 + m[i + 4]; c = ROTL(c, 30); in br_sha1_round()
|
/freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
H A D | MipsSEFrameLowering.cpp | 617 STI.getInstrInfo()->storeRegToStack(MBB, MBBI, Mips::K1, false, in emitInterruptPrologueStub() 628 STI.getInstrInfo()->storeRegToStack(MBB, MBBI, Mips::K1, false, in emitInterruptPrologueStub() 657 BuildMI(MBB, MBBI, DL, STI.getInstrInfo()->get(Mips::INS), Mips::K1) in emitInterruptPrologueStub() 661 .addReg(Mips::K1) in emitInterruptPrologueStub() 669 .addReg(Mips::K1) in emitInterruptPrologueStub() 678 .addReg(Mips::K1) in emitInterruptPrologueStub() 683 .addReg(Mips::K1) in emitInterruptPrologueStub() 762 STI.getInstrInfo()->loadRegFromStackSlot(MBB, MBBI, Mips::K1, in emitInterruptEpilogueStub() 766 .addReg(Mips::K1) in emitInterruptEpilogueStub() 770 STI.getInstrInfo()->loadRegFromStackSlot(MBB, MBBI, Mips::K1, in emitInterruptEpilogueStub() [all …]
|
H A D | MipsRegisterInfo.td | 115 def K1 : MipsGPRReg< 27, "27">, DwarfRegNum<[27]>; 150 def K1_64 : Mips64GPRReg< 27, "27", [K1]>, DwarfRegNum<[27]>; 296 K0, K1, GP, SP, FP, RA)>; 316 K0, K1, GP, SP, FP, RA)>;
|
H A D | MipsRegisterInfo.cpp | 152 Mips::ZERO, Mips::K0, Mips::K1, Mips::SP in getReservedRegs()
|
H A D | MicroMipsSizeReduction.cpp | 383 Mips::S6, Mips::S7, Mips::T8, Mips::T9, Mips::K0, Mips::K1, Mips::GP, in ConsecutiveRegisters()
|
/freebsd/contrib/llvm-project/clang/lib/Format/ |
H A D | FormatToken.h | 598 return is(K1) || is(K2); in isOneOf() 601 bool isOneOf(A K1, B K2, Ts... Ks) const { in isOneOf() 602 return is(K1) || isOneOf(K2, Ks...); in isOneOf() 622 bool startsSequence(A K1, Ts... Tokens) const { in startsSequence() 623 return startsSequenceInternal(K1, Tokens...); in startsSequence() 633 bool endsSequence(A K1, Ts... Tokens) const { in endsSequence() 634 return endsSequenceInternal(K1, Tokens...); in endsSequence() 861 return Next->startsSequenceInternal(K1); in startsSequenceInternal() 862 return is(K1); in startsSequenceInternal() 867 return Previous->endsSequenceInternal(K1); in endsSequenceInternal() [all …]
|
/freebsd/contrib/llvm-project/lldb/source/Target/ |
H A D | Trace.cpp | 69 template <typename K1, typename K2, typename V> 70 static std::optional<V> Lookup(DenseMap<K1, DenseMap<K2, V>> &map, K1 k1, in Lookup() argument 79 template <typename K1, typename K2, typename V> 80 static V *LookupAsPtr(DenseMap<K1, DenseMap<K2, V>> &map, K1 k1, K2 k2) { in LookupAsPtr() argument
|
/freebsd/crypto/openssl/test/ |
H A D | modes_internal_test.c | 272 static const u8 K1[16], P1[] = { 0 }, A1[] = { 0 }, IV1[12], C1[] = { 0 }; variable 279 # define K2 K1 726 # define K19 K1 755 # define K20 K1
|
/freebsd/sys/contrib/device-tree/src/arm/xilinx/ |
H A D | zynq-zturn-common.dtsi | 53 label = "K1";
|
/freebsd/contrib/llvm-project/llvm/lib/Support/ |
H A D | xxhash.cpp | 126 uint64_t const K1 = round(0, endian::read64le(P)); in xxHash64() local 127 H64 ^= K1; in xxHash64()
|
/freebsd/sys/contrib/device-tree/src/arm/samsung/ |
H A D | s3c6410-mini6410.dts | 68 label = "K1";
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/Disassembler/ |
H A D | X86DisassemblerDecoder.h | 465 ENTRY(K1) \
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/AsmParser/ |
H A D | X86Operand.h | 606 case X86::K1: in addMaskPairOperands()
|
/freebsd/sys/contrib/device-tree/Bindings/arm/tegra/ |
H A D | nvidia,tegra20-pmc.yaml | 165 "APBDEV_PMC_SCRATCH53_0" of the Tegra K1 Technical Reference
|
/freebsd/sys/contrib/device-tree/Bindings/soc/tegra/ |
H A D | nvidia,tegra20-pmc.yaml | 153 of the Tegra K1 Technical Reference Manual.
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
H A D | X86RegisterInfo.td | 408 def K1 : X86Reg<"k1", 1>, DwarfRegNum<[119, 94, 94]>; 417 [(add K0, K2, K4, K6), (add K1, K3, K5, K7)]>;
|
/freebsd/contrib/file/magic/Magdir/ |
H A D | sysex | 223 >>3 byte 0x20 K1
|
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/GlobalISel/ |
H A D | Combine.td | 529 // binop (select cond, K0, K1), K2 -> 530 // select cond, (binop K0, K2), (binop K1, K2)
|
/freebsd/contrib/sendmail/contrib/ |
H A D | mail.local.linux | 153 M+KM_<T`?@K/GU!`YD]7Z`F1`4K1#[4`,2=-%!!9TK/O%0T)'!;BA-TP`%]$R
|
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/MCTargetDesc/ |
H A D | X86MCTargetDesc.cpp | 361 {codeview::RegisterId::AMD64_K1, X86::K1}, in initLLVMToSEHAndCVRegMapping()
|