Home
last modified time | relevance | path

Searched refs:VALIGNADDR (Results 1 – 4 of 4) sorted by relevance

/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.h114 VALIGNADDR, // Align vector address: Op0 & -Op1, except when it is enumerator
H A DHexagonISelLowering.cpp1940 case HexagonISD::VALIGNADDR: return "HexagonISD::VALIGNADDR"; in getTargetNodeName()
3203 if (BaseOpc == HexagonISD::VALIGNADDR && BO.second % LoadLen == 0) in LowerUnalignedLoad()
3211 SDValue BaseNoOff = (BaseOpc != HexagonISD::VALIGNADDR) in LowerUnalignedLoad()
3212 ? DAG.getNode(HexagonISD::VALIGNADDR, dl, MVT::i32, BO.first, in LowerUnalignedLoad()
H A DHexagonISelDAGToDAG.cpp946 case HexagonISD::VALIGNADDR: return SelectVAlignAddr(N); in Select()
H A DHexagonPatterns.td99 def HexagonVALIGNADDR: SDNode<"HexagonISD::VALIGNADDR", SDTIntUnaryOp>;