| /netbsd/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
| H A D | amdgpu_gfx_v8_0.c | 2223 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v8_0_tiling_mode_table_init()
2227 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v8_0_tiling_mode_table_init()
2231 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v8_0_tiling_mode_table_init()
2235 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v8_0_tiling_mode_table_init()
2239 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v8_0_tiling_mode_table_init()
2243 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v8_0_tiling_mode_table_init()
2247 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v8_0_tiling_mode_table_init()
2415 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v8_0_tiling_mode_table_init()
2419 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v8_0_tiling_mode_table_init()
2423 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v8_0_tiling_mode_table_init()
[all …]
|
| H A D | amdgpu_gfx_v6_0.c | 454 NUM_BANKS(ADDR_SURF_8_BANK) | in gfx_v6_0_tiling_mode_table_init()
572 NUM_BANKS(ADDR_SURF_8_BANK); in gfx_v6_0_tiling_mode_table_init()
580 NUM_BANKS(ADDR_SURF_8_BANK); in gfx_v6_0_tiling_mode_table_init()
847 NUM_BANKS(ADDR_SURF_8_BANK) | in gfx_v6_0_tiling_mode_table_init()
884 NUM_BANKS(ADDR_SURF_8_BANK) | in gfx_v6_0_tiling_mode_table_init()
896 NUM_BANKS(ADDR_SURF_8_BANK); in gfx_v6_0_tiling_mode_table_init()
904 NUM_BANKS(ADDR_SURF_8_BANK); in gfx_v6_0_tiling_mode_table_init()
1002 NUM_BANKS(ADDR_SURF_8_BANK); in gfx_v6_0_tiling_mode_table_init()
1010 NUM_BANKS(ADDR_SURF_8_BANK); in gfx_v6_0_tiling_mode_table_init()
1018 NUM_BANKS(ADDR_SURF_8_BANK); in gfx_v6_0_tiling_mode_table_init()
[all …]
|
| H A D | amdgpu_gfx_v7_0.c | 1189 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v7_0_tiling_mode_table_init()
1217 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v7_0_tiling_mode_table_init()
1368 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v7_0_tiling_mode_table_init()
1392 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v7_0_tiling_mode_table_init()
1400 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v7_0_tiling_mode_table_init()
1522 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v7_0_tiling_mode_table_init()
1526 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v7_0_tiling_mode_table_init()
1530 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v7_0_tiling_mode_table_init()
1534 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v7_0_tiling_mode_table_init()
1538 NUM_BANKS(ADDR_SURF_8_BANK)); in gfx_v7_0_tiling_mode_table_init()
[all …]
|
| H A D | sid.h | 1224 # define ADDR_SURF_8_BANK 2 macro
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/bif/ |
| H A D | bif_5_1_enum.h | 956 ADDR_SURF_8_BANK = 0x2, enumerator
|
| H A D | bif_5_0_enum.h | 1086 ADDR_SURF_8_BANK = 0x2, enumerator
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/smu/ |
| H A D | smu_8_0_enum.h | 956 ADDR_SURF_8_BANK = 0x2, enumerator
|
| H A D | smu_7_1_0_enum.h | 1115 ADDR_SURF_8_BANK = 0x2, enumerator
|
| H A D | smu_7_1_2_enum.h | 1134 ADDR_SURF_8_BANK = 0x2, enumerator
|
| H A D | smu_7_1_3_enum.h | 1170 ADDR_SURF_8_BANK = 0x2, enumerator
|
| H A D | smu_7_1_1_enum.h | 1116 ADDR_SURF_8_BANK = 0x2, enumerator
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gmc/ |
| H A D | gmc_8_2_enum.h | 956 ADDR_SURF_8_BANK = 0x2, enumerator
|
| H A D | gmc_8_1_enum.h | 1086 ADDR_SURF_8_BANK = 0x2, enumerator
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/ |
| H A D | uvd_6_0_enum.h | 969 ADDR_SURF_8_BANK = 0x2, enumerator
|
| H A D | uvd_5_0_enum.h | 1099 ADDR_SURF_8_BANK = 0x2, enumerator
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/dce/ |
| H A D | dce_8_0_enum.h | 1041 ADDR_SURF_8_BANK = 0x2, enumerator
|
| H A D | dce_10_0_enum.h | 1661 ADDR_SURF_8_BANK = 0x2, enumerator
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/oss/ |
| H A D | oss_2_4_enum.h | 1251 ADDR_SURF_8_BANK = 0x2, enumerator
|
| H A D | oss_3_0_1_enum.h | 1352 ADDR_SURF_8_BANK = 0x2, enumerator
|
| H A D | oss_3_0_enum.h | 1385 ADDR_SURF_8_BANK = 0x2, enumerator
|
| /netbsd/sys/external/bsd/drm2/dist/drm/radeon/ |
| H A D | radeon_cik.c | 2481 NUM_BANKS(ADDR_SURF_8_BANK)); in cik_tiling_mode_table_init()
2505 NUM_BANKS(ADDR_SURF_8_BANK)); in cik_tiling_mode_table_init()
2624 NUM_BANKS(ADDR_SURF_8_BANK)); in cik_tiling_mode_table_init()
2652 NUM_BANKS(ADDR_SURF_8_BANK)); in cik_tiling_mode_table_init()
2853 NUM_BANKS(ADDR_SURF_8_BANK)); in cik_tiling_mode_table_init()
2881 NUM_BANKS(ADDR_SURF_8_BANK)); in cik_tiling_mode_table_init()
3000 NUM_BANKS(ADDR_SURF_8_BANK)); in cik_tiling_mode_table_init()
3028 NUM_BANKS(ADDR_SURF_8_BANK)); in cik_tiling_mode_table_init()
|
| H A D | sid.h | 1226 # define ADDR_SURF_8_BANK 2 macro
|
| H A D | cikd.h | 1280 # define ADDR_SURF_8_BANK 2 macro
|
| H A D | evergreend.h | 2217 # define ADDR_SURF_8_BANK 2 macro
|
| H A D | radeon_si.c | 2729 NUM_BANKS(ADDR_SURF_8_BANK) | in si_tiling_mode_table_init()
2944 NUM_BANKS(ADDR_SURF_8_BANK) | in si_tiling_mode_table_init()
|