Searched refs:mmCP_MEC_ME1_UCODE_DATA (Results 1 – 15 of 15) sorted by relevance
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/amdgpu/ |
| H A D | amdgpu_psp_v10_0.c | 277 *sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_MEC_ME1_UCODE_DATA); in psp_v10_0_sram_map()
|
| H A D | amdgpu_psp_v12_0.c | 381 *sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_MEC_ME1_UCODE_DATA); in psp_v12_0_sram_map()
|
| H A D | amdgpu_psp_v3_1.c | 457 *sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_MEC_ME1_UCODE_DATA); in psp_v3_1_sram_map()
|
| H A D | amdgpu_psp_v11_0.c | 610 *sram_data_reg_offset = SOC15_REG_OFFSET(GC, 0, mmCP_MEC_ME1_UCODE_DATA); in psp_v11_0_sram_map()
|
| H A D | amdgpu_gfx_v7_0.c | 2755 WREG32(mmCP_MEC_ME1_UCODE_DATA, le32_to_cpup(fw_data++)); in gfx_v7_0_cp_compute_load_microcode()
|
| H A D | amdgpu_gfx_v10_0.c | 2951 WREG32_SOC15(GC, 0, mmCP_MEC_ME1_UCODE_DATA, in gfx_v10_0_cp_compute_load_microcode()
|
| H A D | amdgpu_gfx_v9_0.c | 3294 WREG32_SOC15(GC, 0, mmCP_MEC_ME1_UCODE_DATA, in gfx_v9_0_cp_compute_load_microcode()
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gca/ |
| H A D | gfx_7_0_d.h | 253 #define mmCP_MEC_ME1_UCODE_DATA 0x305d macro
|
| H A D | gfx_7_2_d.h | 255 #define mmCP_MEC_ME1_UCODE_DATA 0x305d macro
|
| H A D | gfx_8_0_d.h | 284 #define mmCP_MEC_ME1_UCODE_DATA 0xf81b macro
|
| H A D | gfx_8_1_d.h | 285 #define mmCP_MEC_ME1_UCODE_DATA 0xf81b macro
|
| /netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/gc/ |
| H A D | gc_9_0_offset.h | 6744 #define mmCP_MEC_ME1_UCODE_DATA … macro
|
| H A D | gc_9_2_1_offset.h | 6996 #define mmCP_MEC_ME1_UCODE_DATA … macro
|
| H A D | gc_9_1_offset.h | 6968 #define mmCP_MEC_ME1_UCODE_DATA … macro
|
| H A D | gc_10_1_0_offset.h | 10228 #define mmCP_MEC_ME1_UCODE_DATA … macro
|