Home
last modified time | relevance | path

Searched refs:mmUVD_VCPU_CACHE_SIZE1 (Results 1 – 15 of 15) sorted by relevance

/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/uvd/
H A Duvd_4_2_d.h65 #define mmUVD_VCPU_CACHE_SIZE1 0x3d85 macro
H A Duvd_4_0_d.h94 #define mmUVD_VCPU_CACHE_SIZE1 0x3D39 macro
H A Duvd_5_0_d.h71 #define mmUVD_VCPU_CACHE_SIZE1 0x3d85 macro
H A Duvd_6_0_d.h87 #define mmUVD_VCPU_CACHE_SIZE1 0x3d85 macro
H A Duvd_7_0_offset.h184 #define mmUVD_VCPU_CACHE_SIZE1 … macro
/netbsd/sys/external/bsd/drm2/dist/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h372 #define mmUVD_VCPU_CACHE_SIZE1 … macro
H A Dvcn_2_5_offset.h693 #define mmUVD_VCPU_CACHE_SIZE1 … macro
H A Dvcn_2_0_0_offset.h622 #define mmUVD_VCPU_CACHE_SIZE1 … macro
/netbsd/sys/external/bsd/drm2/dist/drm/amd/amdgpu/
H A Damdgpu_vcn_v2_5.c424 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_VCN_STACK_SIZE); in vcn_v2_5_mc_resume()
500 UVD, 0, mmUVD_VCPU_CACHE_SIZE1), AMDGPU_VCN_STACK_SIZE, 0, indirect); in vcn_v2_5_mc_resume_dpg_mode()
1206 SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE1), in vcn_v2_5_sriov_start()
H A Damdgpu_uvd_v4_2.c560 WREG32(mmUVD_VCPU_CACHE_SIZE1, size); in uvd_v4_2_mc_resume()
H A Damdgpu_uvd_v5_0.c277 WREG32(mmUVD_VCPU_CACHE_SIZE1, size); in uvd_v5_0_mc_resume()
H A Damdgpu_vcn_v2_0.c340 WREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_VCN_STACK_SIZE); in vcn_v2_0_mc_resume()
417 UVD, 0, mmUVD_VCPU_CACHE_SIZE1), AMDGPU_VCN_STACK_SIZE, 0, indirect); in vcn_v2_0_mc_resume_dpg_mode()
H A Damdgpu_vcn_v1_0.c328 WREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_VCN_STACK_SIZE); in vcn_v1_0_mc_resume_spg_mode()
399 WREG32_SOC15_DPG_MODE(UVD, 0, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_VCN_STACK_SIZE, in vcn_v1_0_mc_resume_dpg_mode()
H A Damdgpu_uvd_v7_0.c694 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_UVD_HEAP_SIZE); in uvd_v7_0_mc_resume()
837 …MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE1), AMDGPU_UVD_HEAP_SIZE… in uvd_v7_0_sriov_start()
H A Damdgpu_uvd_v6_0.c603 WREG32(mmUVD_VCPU_CACHE_SIZE1, size); in uvd_v6_0_mc_resume()