Home
last modified time | relevance | path

Searched refs:mmGB_EDC_MODE (Results 1 – 10 of 10) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_d.h656 #define mmGB_EDC_MODE 0x307E macro
H A Dgfx_7_0_d.h740 #define mmGB_EDC_MODE 0x307e macro
H A Dgfx_7_2_d.h753 #define mmGB_EDC_MODE 0x307e macro
H A Dgfx_8_0_d.h825 #define mmGB_EDC_MODE 0x307e macro
H A Dgfx_8_1_d.h825 #define mmGB_EDC_MODE 0x307e macro
/openbsd/sys/dev/pci/drm/amd/amdgpu/
H A Dgfx_v8_0.c1506 tmp = RREG32(mmGB_EDC_MODE); in gfx_v8_0_do_edc_gpr_workarounds()
1507 WREG32(mmGB_EDC_MODE, 0); in gfx_v8_0_do_edc_gpr_workarounds()
1634 WREG32(mmGB_EDC_MODE, tmp); in gfx_v8_0_do_edc_gpr_workarounds()
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h2492 #define mmGB_EDC_MODE … macro
H A Dgc_9_1_offset.h2769 #define mmGB_EDC_MODE … macro
H A Dgc_10_1_0_offset.h4831 #define mmGB_EDC_MODE … macro
H A Dgc_10_3_0_offset.h4494 #define mmGB_EDC_MODE … macro