Home
last modified time | relevance | path

Searched refs:XCHAL_DEBUGLEVEL (Results 1 – 12 of 12) sorted by relevance

/qemu/tests/tcg/xtensa/
H A Dtest_break.S7 #define debug_level XCHAL_DEBUGLEVEL
8 #define debug_vector glue(level, XCHAL_DEBUGLEVEL)
9 #define EPC_DEBUG glue(epc, XCHAL_DEBUGLEVEL)
/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h227 #define XCHAL_DEBUGLEVEL 4 /* debug interrupt level */ macro
/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h299 #define XCHAL_DEBUGLEVEL 2 /* debug interrupt level */ macro
/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h236 #define XCHAL_DEBUGLEVEL 6 /* debug interrupt level */ macro
/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h309 #define XCHAL_DEBUGLEVEL 2 /* debug interrupt level */ macro
/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h294 #define XCHAL_DEBUGLEVEL 6 /* debug interrupt level */ macro
/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h284 #define XCHAL_DEBUGLEVEL 6 /* debug interrupt level */ macro
/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h351 #define XCHAL_DEBUGLEVEL 6 /* debug interrupt level */ macro
/qemu/target/xtensa/core-de212/
H A Dcore-isa.h381 #define XCHAL_DEBUGLEVEL 6 /* debug interrupt level */ macro
/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h402 #define XCHAL_DEBUGLEVEL 6 /* debug interrupt level */ macro
/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h465 #define XCHAL_DEBUGLEVEL 6 /* debug interrupt level */ macro
/qemu/target/xtensa/
H A Doverlay_tool.h466 .debug_level = XCHAL_DEBUGLEVEL, \