Home
last modified time | relevance | path

Searched refs:XCHAL_HAVE_BE (Results 1 – 15 of 15) sorted by relevance

/qemu/tests/tcg/xtensa/
H A Dtest_b.S88 #if XCHAL_HAVE_BE
99 #if XCHAL_HAVE_BE
208 #if XCHAL_HAVE_BE
219 #if XCHAL_HAVE_BE
H A Dlinker.ld.S17 #if XCHAL_HAVE_BE
H A Dtest_sr.S5 #if XCHAL_HAVE_BE
H A Dtest_lsc.S145 #if XCHAL_HAVE_BE
/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h28 #define XCHAL_HAVE_BE 1 /* big-endian byte ordering */ macro
/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h49 #define XCHAL_HAVE_BE 0 /* big-endian byte ordering */ macro
/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h28 #define XCHAL_HAVE_BE 0 /* big-endian byte ordering */ macro
/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h49 #define XCHAL_HAVE_BE 0 /* big-endian byte ordering */ macro
/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h48 #define XCHAL_HAVE_BE 0 /* big-endian byte ordering */ macro
/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h48 #define XCHAL_HAVE_BE 0 /* big-endian byte ordering */ macro
/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h48 #define XCHAL_HAVE_BE 1 /* big-endian byte ordering */ macro
/qemu/target/xtensa/core-de212/
H A Dcore-isa.h48 #define XCHAL_HAVE_BE 0 /* big-endian byte ordering */ macro
/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h48 #define XCHAL_HAVE_BE 0 /* big-endian byte ordering */ macro
/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h50 #define XCHAL_HAVE_BE 0 /* big-endian byte ordering */ macro
/qemu/target/xtensa/
H A Doverlay_tool.h452 #if TARGET_BIG_ENDIAN == (XCHAL_HAVE_BE != 0)