Home
last modified time | relevance | path

Searched refs:XCHAL_NUM_DBREAK (Results 1 – 13 of 13) sorted by relevance

/qemu/tests/tcg/xtensa/
H A Dtest_break.S225 #if XCHAL_NUM_DBREAK
227 #if XCHAL_NUM_DBREAK > 1
H A Dtest_sr.S94 #if XCHAL_NUM_DBREAK
/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h330 #define XCHAL_NUM_DBREAK 2 /* number of DBREAKn regs */ macro
/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h431 #define XCHAL_NUM_DBREAK 0 /* number of DBREAKn regs */ macro
/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h392 #define XCHAL_NUM_DBREAK 2 /* number of DBREAKn regs */ macro
/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h440 #define XCHAL_NUM_DBREAK 1 /* number of DBREAKn regs */ macro
/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h421 #define XCHAL_NUM_DBREAK 2 /* number of DBREAKn regs */ macro
/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h442 #define XCHAL_NUM_DBREAK 2 /* number of DBREAKn regs */ macro
/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h531 #define XCHAL_NUM_DBREAK 2 /* number of DBREAKn regs */ macro
/qemu/target/xtensa/core-de212/
H A Dcore-isa.h567 #define XCHAL_NUM_DBREAK 2 /* number of DBREAKn regs */ macro
/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h588 #define XCHAL_NUM_DBREAK 2 /* number of DBREAKn regs */ macro
/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h670 #define XCHAL_NUM_DBREAK 2 /* number of DBREAKn regs */ macro
/qemu/target/xtensa/
H A Doverlay_tool.h468 .ndbreak = XCHAL_NUM_DBREAK