Home
last modified time | relevance | path

Searched refs:XCHAL_TIMER3_INTERRUPT (Results 1 – 10 of 10) sorted by relevance

/qemu/target/xtensa/core-fsf/
H A Dcore-isa.h262 #define XCHAL_TIMER3_INTERRUPT XTHAL_TIMER_UNCONFIGURED macro
/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dcore-isa.h330 #define XCHAL_TIMER3_INTERRUPT XTHAL_TIMER_UNCONFIGURED macro
/qemu/target/xtensa/core-dc232b/
H A Dcore-isa.h278 #define XCHAL_TIMER3_INTERRUPT XTHAL_TIMER_UNCONFIGURED macro
/qemu/target/xtensa/core-lx106/
H A Dcore-isa.h344 #define XCHAL_TIMER3_INTERRUPT XTHAL_TIMER_UNCONFIGURED macro
/qemu/target/xtensa/core-dsp3400/
H A Dcore-isa.h325 #define XCHAL_TIMER3_INTERRUPT XTHAL_TIMER_UNCONFIGURED macro
/qemu/target/xtensa/core-dc233c/
H A Dcore-isa.h326 #define XCHAL_TIMER3_INTERRUPT XTHAL_TIMER_UNCONFIGURED macro
/qemu/target/xtensa/core-test_kc705_be/
H A Dcore-isa.h394 #define XCHAL_TIMER3_INTERRUPT XTHAL_TIMER_UNCONFIGURED macro
/qemu/target/xtensa/core-de212/
H A Dcore-isa.h427 #define XCHAL_TIMER3_INTERRUPT XTHAL_TIMER_UNCONFIGURED macro
/qemu/target/xtensa/core-sample_controller/
H A Dcore-isa.h448 #define XCHAL_TIMER3_INTERRUPT XTHAL_TIMER_UNCONFIGURED macro
/qemu/target/xtensa/core-de233_fpu/
H A Dcore-isa.h517 #define XCHAL_TIMER3_INTERRUPT XTHAL_TIMER_UNCONFIGURED macro