Home
last modified time | relevance | path

Searched refs:ssr (Results 1 – 21 of 21) sorted by relevance

/qemu/hw/char/
H A Drenesas_sci.c87 sci->ssr = FIELD_DP8(sci->ssr, SSR, ORER, 1); in receive()
93 sci->ssr = FIELD_DP8(sci->ssr, SSR, RDRF, 1); in receive()
106 sci->ssr = FIELD_DP8(sci->ssr, SSR, TEND, 0); in send_byte()
107 sci->ssr = FIELD_DP8(sci->ssr, SSR, TDRE, 1); in send_byte()
120 sci->ssr = FIELD_DP8(sci->ssr, SSR, TEND, 1); in txend()
165 sci->ssr = FIELD_DP8(sci->ssr, SSR, TDRE, 1); in sci_write()
166 sci->ssr = FIELD_DP8(sci->ssr, SSR, TEND, 1); in sci_write()
187 sci->ssr = FIELD_DP8(sci->ssr, SSR, MPBT, in sci_write()
189 sci->ssr = FIELD_DP8(sci->ssr, SSR, ERR, in sci_write()
227 sci->ssr = FIELD_DP8(sci->ssr, SSR, RDRF, 0); in sci_read()
[all …]
/qemu/tests/tcg/xtensa/
H A Dtest_sar.S39 ssr a2
48 test ssr
49 tests_sar ssr
H A Dtest_shift.S117 ssr a2
147 ssr a2
177 ssr a2
/qemu/target/sh4/
H A Dgdbstub.c64 return gdb_get_regl(mem_buf, env->ssr); in superh_cpu_gdb_read_register()
126 env->ssr = ldl_p(mem_buf); in superh_cpu_gdb_write_register()
H A Dcpu.h149 uint32_t ssr; /* saved status register */ member
H A Dtranslate.c115 offsetof(CPUSH4State, ssr), "SSR"); in sh4_translate_init()
167 env->spc, env->ssr, env->gbr, env->vbr); in superh_cpu_dump_state()
1439 LDST(ssr, 0x403e, 0x4037, 0x0032, 0x4033, CHECK_PRIVILEGED) in _decode_opc()
H A Dhelper.c144 env->ssr = cpu_read_sr(env); in superh_cpu_do_interrupt()
/qemu/include/hw/char/
H A Drenesas_sci.h43 uint8_t ssr; member
/qemu/target/sparc/
H A Dmachine.c260 VMSTATE_UINT64(env.ssr, SPARCCPU),
H A Dcpu.h511 uint64_t hpstate, htstate[MAXTL_MAX], hintp, htba, hver, hstick_cmpr, ssr; member
H A Dtranslate.c3178 tcg_gen_ld_tl(dst, tcg_env, env64_field_offsetof(ssr)); in do_rdssr()
3544 tcg_gen_st_tl(src, tcg_env, env64_field_offsetof(ssr)); in TRANS()
/qemu/target/xtensa/core-fsf/
H A Dxtensa-modules.c.inc8014 { "ssr", 64 /* xt_iclass_sar */,
8720 return 100; /* ssr */
/qemu/target/xtensa/core-dc232b/
H A Dxtensa-modules.c.inc11060 { "ssr", 66 /* xt_iclass_sar */,
12225 return 102; /* ssr */
/qemu/target/xtensa/core-lx106/
H A Dxtensa-modules.c.inc6052 { "ssr", ICLASS_xt_iclass_sar,
/qemu/target/xtensa/core-sample_controller/
H A Dxtensa-modules.c.inc8916 { "ssr", ICLASS_xt_iclass_sar,
/qemu/target/xtensa/core-dc233c/
H A Dxtensa-modules.c.inc11702 { "ssr", ICLASS_xt_iclass_sar,
/qemu/target/xtensa/core-de212/
H A Dxtensa-modules.c.inc11062 { "ssr", ICLASS_xt_iclass_sar,
/qemu/target/xtensa/core-de233_fpu/
H A Dxtensa-modules.c.inc16333 { "ssr", ICLASS_xt_iclass_sar,
/qemu/target/xtensa/core-test_mmuhifi_c3/
H A Dxtensa-modules.c.inc27074 { "ssr", ICLASS_xt_iclass_sar,
/qemu/target/xtensa/core-test_kc705_be/
H A Dxtensa-modules.c.inc33203 { "ssr", ICLASS_xt_iclass_sar,
/qemu/target/xtensa/core-dsp3400/
H A Dxtensa-modules.c.inc75617 { "ssr", ICLASS_xt_iclass_sar,