Home
last modified time | relevance | path

Searched refs:TUNE_MIPS4130 (Results 1 – 25 of 66) sorted by relevance

123

/dports/lang/gcc48/gcc-4.8.5/gcc/config/mips/
H A Dmips.h241 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
293 || TUNE_MIPS4130 \
H A Dmips.c13213 && TUNE_MIPS4130 in mips_sched_reorder_1()
16064 && TUNE_MIPS4130 in mips_reorg()
/dports/devel/mingw32-gcc/gcc-4.8.1/gcc/config/mips/
H A Dmips.h241 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
293 || TUNE_MIPS4130 \
H A Dmips.c13225 && TUNE_MIPS4130 in mips_sched_reorder_1()
16076 && TUNE_MIPS4130 in mips_reorg()
/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/gcc-4.1-20060728/gcc/config/mips/
H A Dmips.h203 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
245 || TUNE_MIPS4130)
H A Dmips.c8919 if (TUNE_MIPS4130 && TARGET_VR4130_ALIGN) in mips_reorg()
9820 if (reload_completed && TUNE_MIPS4130 && !TARGET_VR4130_ALIGN) in mips_sched_reorder()
/dports/devel/arm-none-eabi-gcc492/gcc-4.9.2/gcc/config/mips/
H A Dmips.h252 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
304 || TUNE_MIPS4130 \
/dports/devel/aarch64-none-elf-gcc/gcc-8.4.0/gcc/config/mips/
H A Dmips.h306 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
361 || TUNE_MIPS4130 \
/dports/lang/gcc9/gcc-9.4.0/gcc/config/mips/
H A Dmips.h310 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
359 || TUNE_MIPS4130 \
/dports/devel/arm-none-eabi-gcc/gcc-8.4.0/gcc/config/mips/
H A Dmips.h306 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
361 || TUNE_MIPS4130 \
/dports/devel/avr-gcc/gcc-10.2.0/gcc/config/mips/
H A Dmips.h310 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
359 || TUNE_MIPS4130 \
/dports/lang/gnat_util/gcc-6-20180516/gcc/config/mips/
H A Dmips.h294 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
349 || TUNE_MIPS4130 \
/dports/lang/gcc11-devel/gcc-11-20211009/gcc/config/mips/
H A Dmips.h310 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
359 || TUNE_MIPS4130 \
/dports/lang/gcc10-devel/gcc-10-20211008/gcc/config/mips/
H A Dmips.h310 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
359 || TUNE_MIPS4130 \
/dports/lang/gcc12-devel/gcc-12-20211205/gcc/config/mips/
H A Dmips.h327 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
376 || TUNE_MIPS4130 \
/dports/devel/riscv32-unknown-elf-gcc/gcc-8.4.0/gcc/config/mips/
H A Dmips.h306 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
361 || TUNE_MIPS4130 \
/dports/devel/riscv64-none-elf-gcc/gcc-8.4.0/gcc/config/mips/
H A Dmips.h306 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
361 || TUNE_MIPS4130 \
/dports/devel/riscv64-gcc/gcc-8.3.0/gcc/config/mips/
H A Dmips.h306 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
361 || TUNE_MIPS4130 \
/dports/misc/cxx_atomics_pic/gcc-11.2.0/gcc/config/mips/
H A Dmips.h310 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
359 || TUNE_MIPS4130 \
/dports/lang/gcc9-aux/gcc-9.1.0/gcc/config/mips/
H A Dmips.h310 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
359 || TUNE_MIPS4130 \
/dports/lang/gcc10/gcc-10.3.0/gcc/config/mips/
H A Dmips.h310 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
359 || TUNE_MIPS4130 \
/dports/lang/gcc8/gcc-8.5.0/gcc/config/mips/
H A Dmips.h306 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
361 || TUNE_MIPS4130 \
/dports/lang/gcc11/gcc-11.2.0/gcc/config/mips/
H A Dmips.h310 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
359 || TUNE_MIPS4130 \
/dports/lang/gcc9-devel/gcc-9-20211007/gcc/config/mips/
H A Dmips.h310 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
359 || TUNE_MIPS4130 \
/dports/lang/gcc6-aux/gcc-6-20180516/gcc/config/mips/
H A Dmips.h294 #define TUNE_MIPS4130 (mips_tune == PROCESSOR_R4130) macro
349 || TUNE_MIPS4130 \

123