Home
last modified time | relevance | path

Searched refs:UVD_SUVD_CGC_CTRL__IME_MODE_MASK (Results 1 – 25 of 30) sorted by relevance

12

/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h263 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h263 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/
H A Duvd_7_0_sh_mask.h263 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h555 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK macro
H A Dvcn_2_5_sh_mask.h2188 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK macro
H A Dvcn_2_0_0_sh_mask.h3314 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK macro
H A Dvcn_2_6_0_sh_mask.h3859 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h555 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK macro
H A Dvcn_2_5_sh_mask.h2188 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK macro
H A Dvcn_2_0_0_sh_mask.h3314 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_sh_mask.h555 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK macro
H A Dvcn_2_5_sh_mask.h2188 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK macro
H A Dvcn_2_0_0_sh_mask.h3314 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK macro
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v1_0.c550 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v1_0_disable_clock_gating()
622 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v1_0_enable_clock_gating()
H A Dvcn_v2_0.c581 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_0_disable_clock_gating()
690 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_0_enable_clock_gating()
H A Dvcn_v2_5.c648 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_5_disable_clock_gating()
758 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_5_enable_clock_gating()
H A Dvcn_v3_0.c815 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v3_0_disable_clock_gating()
931 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v3_0_enable_clock_gating()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v1_0.c550 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v1_0_disable_clock_gating()
622 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v1_0_enable_clock_gating()
H A Dvcn_v2_0.c581 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_0_disable_clock_gating()
690 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_0_enable_clock_gating()
H A Dvcn_v2_5.c648 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_5_disable_clock_gating()
758 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_5_enable_clock_gating()
H A Dvcn_v3_0.c815 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v3_0_disable_clock_gating()
931 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v3_0_enable_clock_gating()
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v1_0.c550 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v1_0_disable_clock_gating()
622 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v1_0_enable_clock_gating()
H A Dvcn_v2_0.c581 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_0_disable_clock_gating()
690 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_0_enable_clock_gating()
H A Dvcn_v2_5.c648 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_5_disable_clock_gating()
758 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_5_enable_clock_gating()
H A Dvcn_v3_0.c815 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v3_0_disable_clock_gating()
931 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v3_0_enable_clock_gating()

12