/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
H A D | uvd_7_0_sh_mask.h | 263 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK … macro
|
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
H A D | uvd_7_0_sh_mask.h | 263 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK … macro
|
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
H A D | uvd_7_0_sh_mask.h | 263 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK … macro
|
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
H A D | vcn_1_0_sh_mask.h | 555 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK … macro
|
H A D | vcn_2_5_sh_mask.h | 2188 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK … macro
|
H A D | vcn_2_0_0_sh_mask.h | 3314 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK … macro
|
H A D | vcn_2_6_0_sh_mask.h | 3859 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK … macro
|
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
H A D | vcn_1_0_sh_mask.h | 555 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK … macro
|
H A D | vcn_2_5_sh_mask.h | 2188 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK … macro
|
H A D | vcn_2_0_0_sh_mask.h | 3314 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK … macro
|
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
H A D | vcn_1_0_sh_mask.h | 555 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK … macro
|
H A D | vcn_2_5_sh_mask.h | 2188 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK … macro
|
H A D | vcn_2_0_0_sh_mask.h | 3314 #define UVD_SUVD_CGC_CTRL__IME_MODE_MASK … macro
|
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/ |
H A D | vcn_v1_0.c | 550 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v1_0_disable_clock_gating() 622 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v1_0_enable_clock_gating()
|
H A D | vcn_v2_0.c | 581 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_0_disable_clock_gating() 690 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_0_enable_clock_gating()
|
H A D | vcn_v2_5.c | 648 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_5_disable_clock_gating() 758 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_5_enable_clock_gating()
|
H A D | vcn_v3_0.c | 815 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v3_0_disable_clock_gating() 931 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v3_0_enable_clock_gating()
|
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/ |
H A D | vcn_v1_0.c | 550 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v1_0_disable_clock_gating() 622 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v1_0_enable_clock_gating()
|
H A D | vcn_v2_0.c | 581 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_0_disable_clock_gating() 690 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_0_enable_clock_gating()
|
H A D | vcn_v2_5.c | 648 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_5_disable_clock_gating() 758 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_5_enable_clock_gating()
|
H A D | vcn_v3_0.c | 815 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v3_0_disable_clock_gating() 931 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v3_0_enable_clock_gating()
|
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/ |
H A D | vcn_v1_0.c | 550 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v1_0_disable_clock_gating() 622 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v1_0_enable_clock_gating()
|
H A D | vcn_v2_0.c | 581 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_0_disable_clock_gating() 690 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_0_enable_clock_gating()
|
H A D | vcn_v2_5.c | 648 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_5_disable_clock_gating() 758 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v2_5_enable_clock_gating()
|
H A D | vcn_v3_0.c | 815 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v3_0_disable_clock_gating() 931 | UVD_SUVD_CGC_CTRL__IME_MODE_MASK in vcn_v3_0_enable_clock_gating()
|