Home
last modified time | relevance | path

Searched refs:bb_q (Results 1 – 12 of 12) sorted by relevance

/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp1/sdr_lib/
H A Drx_chain.v46 wire [15:0] bb_i, bb_q; net
60 .xo(bb_i),.yo(bb_q),.zo() );
63 assign bb_q = q_in;
91 .signal_in(bb_q),.signal_out(hb_in_q) );
93 assign hb_in_q = bb_q;
H A Dtx_chain.v36 wire [15:0] bb_i, bb_q; net
46 .signal_in(q_in),.signal_out(bb_q) );
51 assign q_out = bb_q;
61 .xi(bb_i),.yi(bb_q),.zi(phase[31:16]),
H A Dtx_chain_hb.v39 wire [15:0] bb_i, bb_q; net
57 .signal_in(hb_q_out),.signal_out(bb_q) );
62 assign q_out = bb_q;
72 .xi(bb_i),.yi(bb_q),.zi(phase[31:16]),
H A Drx_chain_dual.v43 wire [15:0] bb_i, bb_q; net
70 bb_q1 <= #1 bb_q;
75 bb_q0 <= #1 bb_q;
81 .xo(bb_i),.yo(bb_q),.zo() );
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp2/sdr_lib/
H A Dduc_chain.v95 wire [15:0] bb_q; net
107 …(.clk(clk),.rst(rst),.bypass(~enable_hb1),.cpo(cpo),.stb_in(strobe_hb1),.data_in({bb_q, 2'b0}),.st…
160 .duc_in_sample({bb_i, bb_q}), .duc_in_strobe(strobe_hb1), .duc_in_enable(duc_enb),
/dports/lang/swi-pl/swipl-8.2.3/packages/clpqr/clpq/
H A Dbb_q.pl40 :- module(bb_q,
250 sandbox:safe_primitive(bb_q:bb_inf(_,_,_)).
251 sandbox:safe_primitive(bb_q:bb_inf(_,_,_,_)).
H A Dbv_q.pl119 :- use_module(bb_q,
/dports/lang/yap/yap-6.2.2/packages/clpqr/
H A Dclpq.pl69 'clpq/bb_q',
H A DMakefile.mak22 CLPQPRIV= bb_q.pl bv_q.pl fourmotz_q.pl ineq_q.pl \
H A DMakefile.in50 CLPQPRIV= bb_q.pl bv_q.pl \
/dports/lang/yap/yap-6.2.2/packages/clpqr/clpq/
H A Dbb_q.pl40 :- module(bb_q,
H A Dbv_q.pl119 :- use_module(bb_q,