| /dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/b2xxmini/ |
| H A D | b205_core.v | 100 wire [1:0] pps_select; net
101 wire pps = (pps_select == 2'b01)? ext_pps_del[1] :
102 (pps_select == 2'b10)? int_pps_del[1] :
104 assign ext_ref_is_pps = (pps_select == 2'b01);
197 .out({time_sync,pps_select}), .changed()
|
| /dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/e320/ |
| H A D | e320_clocking.v | 37 input [1:0] pps_select, port
95 .clk(ref_clk), .rst(1'b0), .in(pps_select), .out(pps_select_refclk)
|
| H A D | e320_core.v | 67 output reg [1:0] pps_select, port
413 pps_select <= 2'b01; // Default to internal
442 pps_select <= cp_glob_req_data[1:0];
499 cp_glob_resp_data[1:0] <= pps_select;
|
| H A D | e320.v | 505 wire [1:0] pps_select; net
522 .pps_select(pps_select),
1707 .pps_select(pps_select),
|
| /dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/n3xx/ |
| H A D | n3xx_clocking.v | 52 input [3:0] pps_select, port
207 .clk(ref_clk), .rst(1'b0), .in(pps_select), .out(pps_select_refclk)
|
| H A D | n3xx_core.v | 42 output reg[3:0] pps_select = 4'h1, port
476 pps_select <= 4'h1;
507 pps_select <= cp_glob_req_data[3:0];
563 cp_glob_resp_data[3:0] <= pps_select;
|
| /dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/b200/ |
| H A D | b200_core.v | 113 wire [1:0] pps_select; net
114 wire pps = (pps_select == 2'b00)? gpsdo_pps_del[1] :
115 (pps_select == 2'b01)? ext_pps_del[1] :
116 (pps_select == 2'b10)? int_pps_del[1] :
228 .out({time_sync,pps_select}), .changed());
|
| /dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/e31x/ |
| H A D | e31x_core.v | 67 output reg [1:0] pps_select, port
347 pps_select <= 2'b01; // Default to internal
373 pps_select <= cp_glob_req_data[1:0];
426 cp_glob_resp_data[1:0] <= pps_select;
|
| H A D | e31x.v | 308 wire [1:0] pps_select; net
331 .refsel(pps_select),
857 .pps_select(pps_select),
|
| H A D | e31x_idle.v | 132 wire [1:0] pps_select; net
|
| /dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/x300/ |
| H A D | x300.v | 481 wire [1:0] pps_select; net
484 case(pps_select)
1381 .pps(pps),.pps_select(pps_select), .pps_out_enb(pps_out_enb),
|
| H A D | x300_core.v | 119 output [1:0] pps_select, port
319 .clock_control({1'b0, clock_misc_opt[1:0], pps_out_enb, pps_select[1:0], clock_ref_sel[1:0]}),
|
| /dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/n3xx/dboards/mg/ |
| H A D | n3xx.v | 749 wire [3:0] pps_select; net
847 .pps_select(pps_select),
3541 .pps_select(pps_select),
|
| /dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/n3xx/dboards/rh/ |
| H A D | n3xx.v | 736 wire [3:0] pps_select; net
836 .pps_select(pps_select),
3471 .pps_select(pps_select),
|
| /dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/host/docs/ |
| H A D | usrp_n3xx.dox | 1253 … <td>pps select (internal 10 MHz)<td>RW<td>One-hot encoded pps_select to use the exter…
1254 … <td>pps select (internal 25 MHz)<td>RW<td>One-hot encoded pps_select to use the inter…
1255 … <td>pps select (external)<td>RW <td>One-hot encoded pps_select to use the inter…
1256 … <td>pps select (GPSDO)<td>RW <td>One-hot encoded pps_select to use the PPS f…
|
| H A D | usrp_e3xx.dox | 1410 … <td>pps select (internal 10 MHz)<td>RW<td>One-hot encoded pps_select to use the inter…
1411 … <td>pps select (external 10 MHz)<td>RW<td>One-hot encoded pps_select to use the exter…
|