Searched defs:X01Z (Results 1 – 13 of 13) sorted by relevance
| /dports/cad/ghdl/ghdl-1.0.0/libraries/ieee/ |
| H A D | std_logic_1164.vhdl | 96 subtype X01Z is resolved STD_ULOGIC range 'X' to 'Z'; -- ('X','0','1','Z') subtype
|
| /dports/cad/ghdl/ghdl-1.0.0/libraries/openieee/v87/ |
| H A D | std_logic_1164.vhdl | 56 subtype X01Z is resolved std_ulogic range 'X' to 'Z'; subtype
|
| /dports/cad/ghdl/ghdl-1.0.0/libraries/openieee/v93/ |
| H A D | std_logic_1164.vhdl | 56 subtype X01Z is resolved std_ulogic range 'X' to 'Z'; subtype
|
| /dports/cad/nvc/nvc-r1.5.3/lib/ieee/ |
| H A D | std_logic_1164.vhdl | 96 subtype X01Z is resolved STD_ULOGIC range 'X' to 'Z'; -- ('X','0','1','Z') subtype
|
| /dports/cad/ghdl/ghdl-1.0.0/testsuite/vests/vhdl-93/ashenden/compliant/ |
| H A D | ch_11_ch_11_02.vhd | 42 subtype X01Z is resolved std_ulogic range 'X' to 'Z'; -- ('X','0','1','Z') subtype
|
| H A D | ch_11_fg_11_05.vhd | 29 type X01Z is ('X', '0', '1', 'Z'); type
|
| /dports/cad/ghdl/ghdl-1.0.0/testsuite/vests/vhdl-ams/ashenden/compliant/resolution/ |
| H A D | inline_02.vhd | 35 subtype X01Z is resolved std_ulogic range 'X' to 'Z'; -- ('X','0','1','Z') subtype
|
| H A D | words.vhd | 22 type X01Z is ('X', '0', '1', 'Z'); type
|
| /dports/cad/ghdl/ghdl-1.0.0/libraries/ieee2008/ |
| H A D | std_logic_1164.vhdl | 98 subtype X01Z is resolved STD_ULOGIC range 'X' to 'Z'; -- ('X','0','1','Z') subtype
|
| /dports/cad/ghdl/ghdl-1.0.0/libraries/openieee/v08/ |
| H A D | std_logic_1164.vhdl | 58 subtype X01Z is resolved std_ulogic range 'X' to 'Z'; subtype
|
| /dports/cad/freehdl/freehdl-0.0.7/ieee/ |
| H A D | std_logic_1164.vhdl | 83 SUBTYPE X01Z IS resolved std_ulogic RANGE 'X' TO 'Z'; -- ('X','0','1','Z') subtype
|
| /dports/devel/geany/geany-1.38/data/filedefs/ |
| H A D | filetypes.vhdl | 28 …xt side width std_ulogic std_ulogic_vector std_logic std_logic_vector X01 X01Z UX01 UX01Z unsigned… alias
|
| /dports/devel/geany-legacy/geany-1.37.1/data/filedefs/ |
| H A D | filetypes.vhdl | 28 …xt side width std_ulogic std_ulogic_vector std_logic std_logic_vector X01 X01Z UX01 UX01Z unsigned… alias
|