Home
last modified time | relevance | path

Searched refs:PCICAP_EXP_CAPABILITY_REG (Results 1 – 21 of 21) sorted by relevance

/dports/emulators/qemu/qemu-6.2.0/roms/skiboot/core/
H A Dpci.c145 pci_cfg_read16(phb, pd->bdfn, ecap + PCICAP_EXP_CAPABILITY_REG, &reg); in pci_init_pcie_cap()
472 ecap + PCICAP_EXP_CAPABILITY_REG, &pcie_cap); in pci_bridge_power_on()
705 offset + PCICAP_EXP_CAPABILITY_REG, &caps); in pci_set_power_limit()
940 ecap + PCICAP_EXP_CAPABILITY_REG, &pcie_cap); in pci_disable_completion_timeout()
H A Dpcie-slot.c448 pci_cfg_read16(phb, pd->bdfn, ecap + PCICAP_EXP_CAPABILITY_REG, in pcie_slot_create()
/dports/emulators/qemu42/qemu-4.2.1/roms/skiboot/include/
H A Dpci-cfg.h125 #define PCICAP_EXP_CAPABILITY_REG 0x02 macro
/dports/emulators/qemu5/qemu-5.2.0/roms/skiboot/include/
H A Dpci-cfg.h125 #define PCICAP_EXP_CAPABILITY_REG 0x02 macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/skiboot/include/
H A Dpci-cfg.h125 #define PCICAP_EXP_CAPABILITY_REG 0x02 macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/skiboot/include/
H A Dpci-cfg.h125 #define PCICAP_EXP_CAPABILITY_REG 0x02 macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/skiboot/include/
H A Dpci-cfg.h125 #define PCICAP_EXP_CAPABILITY_REG 0x02 macro
/dports/emulators/qemu/qemu-6.2.0/roms/skiboot/include/
H A Dpci-cfg.h113 #define PCICAP_EXP_CAPABILITY_REG 0x02 macro
/dports/emulators/qemu60/qemu-6.0.0/roms/skiboot/include/
H A Dpci-cfg.h125 #define PCICAP_EXP_CAPABILITY_REG 0x02 macro
/dports/emulators/qemu60/qemu-6.0.0/roms/skiboot/core/
H A Dpci.c149 pci_cfg_read16(phb, pd->bdfn, ecap + PCICAP_EXP_CAPABILITY_REG, &reg); in pci_init_pcie_cap()
471 ecap + PCICAP_EXP_CAPABILITY_REG, &pcie_cap); in pci_bridge_power_on()
704 offset + PCICAP_EXP_CAPABILITY_REG, &caps); in pci_set_power_limit()
H A Dpcie-slot.c457 pci_cfg_read16(phb, pd->bdfn, ecap + PCICAP_EXP_CAPABILITY_REG, in pcie_slot_create()
/dports/emulators/qemu42/qemu-4.2.1/roms/skiboot/core/
H A Dpci.c149 pci_cfg_read16(phb, pd->bdfn, ecap + PCICAP_EXP_CAPABILITY_REG, &reg); in pci_init_pcie_cap()
471 ecap + PCICAP_EXP_CAPABILITY_REG, &pcie_cap); in pci_bridge_power_on()
704 offset + PCICAP_EXP_CAPABILITY_REG, &caps); in pci_set_power_limit()
H A Dpcie-slot.c457 pci_cfg_read16(phb, pd->bdfn, ecap + PCICAP_EXP_CAPABILITY_REG, in pcie_slot_create()
/dports/emulators/qemu5/qemu-5.2.0/roms/skiboot/core/
H A Dpci.c149 pci_cfg_read16(phb, pd->bdfn, ecap + PCICAP_EXP_CAPABILITY_REG, &reg); in pci_init_pcie_cap()
471 ecap + PCICAP_EXP_CAPABILITY_REG, &pcie_cap); in pci_bridge_power_on()
704 offset + PCICAP_EXP_CAPABILITY_REG, &caps); in pci_set_power_limit()
H A Dpcie-slot.c457 pci_cfg_read16(phb, pd->bdfn, ecap + PCICAP_EXP_CAPABILITY_REG, in pcie_slot_create()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/skiboot/core/
H A Dpci.c149 pci_cfg_read16(phb, pd->bdfn, ecap + PCICAP_EXP_CAPABILITY_REG, &reg); in pci_init_pcie_cap()
471 ecap + PCICAP_EXP_CAPABILITY_REG, &pcie_cap); in pci_bridge_power_on()
704 offset + PCICAP_EXP_CAPABILITY_REG, &caps); in pci_set_power_limit()
H A Dpcie-slot.c457 pci_cfg_read16(phb, pd->bdfn, ecap + PCICAP_EXP_CAPABILITY_REG, in pcie_slot_create()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/skiboot/core/
H A Dpci.c149 pci_cfg_read16(phb, pd->bdfn, ecap + PCICAP_EXP_CAPABILITY_REG, &reg); in pci_init_pcie_cap()
471 ecap + PCICAP_EXP_CAPABILITY_REG, &pcie_cap); in pci_bridge_power_on()
704 offset + PCICAP_EXP_CAPABILITY_REG, &caps); in pci_set_power_limit()
H A Dpcie-slot.c457 pci_cfg_read16(phb, pd->bdfn, ecap + PCICAP_EXP_CAPABILITY_REG, in pcie_slot_create()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/skiboot/core/
H A Dpcie-slot.c461 pci_cfg_read16(phb, pd->bdfn, ecap + PCICAP_EXP_CAPABILITY_REG, in pcie_slot_create()
H A Dpci.c172 pci_cfg_read16(phb, pd->bdfn, ecap + PCICAP_EXP_CAPABILITY_REG, &reg); in pci_init_pcie_cap()
493 ecap + PCICAP_EXP_CAPABILITY_REG, &pcie_cap); in pci_bridge_power_on()