Home
last modified time | relevance | path

Searched refs:TRX_STATE (Results 1 – 22 of 22) sorted by relevance

/dports/devel/asl/asl-current/include/avr/
H A Dtr24.inc38 TRX_STATE sfr 0x142 ; Transceiver State Control Register
39 TRAC_STATUS2 avrbit TRX_STATE,7 ; Transaction Status
40 TRAC_STATUS1 avrbit TRX_STATE,6
41 TRAC_STATUS0 avrbit TRX_STATE,5
42 TRX_CMD4 avrbit TRX_STATE,4 ; State Control Command
43 TRX_CMD3 avrbit TRX_STATE,3
44 TRX_CMD2 avrbit TRX_STATE,2
45 TRX_CMD1 avrbit TRX_STATE,1
46 TRX_CMD0 avrbit TRX_STATE,0
/dports/databases/percona56-server/percona-server-5.6.51-91.0/mysql-test/suite/innodb/t/
H A Dpercona_log_slow_innodb.test84 WHERE TRX_STATE="LOCK WAIT";
/dports/databases/percona56-client/percona-server-5.6.51-91.0/mysql-test/suite/innodb/t/
H A Dpercona_log_slow_innodb.test84 WHERE TRX_STATE="LOCK WAIT";
/dports/databases/percona-pam-for-mysql/percona-server-5.6.51-91.0/mysql-test/suite/innodb/t/
H A Dpercona_log_slow_innodb.test84 WHERE TRX_STATE="LOCK WAIT";
/dports/databases/percona57-pam-for-mysql/percona-server-5.7.36-39/mysql-test/suite/innodb/t/
H A Dpercona_log_slow_innodb.test86 WHERE TRX_STATE="LOCK WAIT";
/dports/databases/percona57-server/percona-server-5.7.36-39/mysql-test/suite/innodb/t/
H A Dpercona_log_slow_innodb.test86 WHERE TRX_STATE="LOCK WAIT";
/dports/databases/percona57-client/percona-server-5.7.36-39/mysql-test/suite/innodb/t/
H A Dpercona_log_slow_innodb.test86 WHERE TRX_STATE="LOCK WAIT";
/dports/lang/fpc-source/fpc-3.2.2/rtl/embedded/avr/
H A Datmega128rfa1.pp177 TRX_STATE : byte absolute $00+$142; // Transceiver State Control Register
575 // TRX_STATE
/dports/lang/fpc/fpc-3.2.2/rtl/embedded/avr/
H A Datmega128rfa1.pp177 TRX_STATE : byte absolute $00+$142; // Transceiver State Control Register
575 // TRX_STATE
/dports/lang/fpc-utils/fpc-3.2.2/rtl/embedded/avr/
H A Datmega128rfa1.pp177 TRX_STATE : byte absolute $00+$142; // Transceiver State Control Register
575 // TRX_STATE
/dports/editors/fpc-ide/fpc-3.2.2/rtl/embedded/avr/
H A Datmega128rfa1.pp177 TRX_STATE : byte absolute $00+$142; // Transceiver State Control Register
575 // TRX_STATE
/dports/devel/avr-libc/avr-libc-2.0.0/include/avr/
H A Diom128rfa1.h3835 #define TRX_STATE _SFR_MEM8(0x142) macro
H A Diom1284rfr2.h4596 #define TRX_STATE _SFR_MEM8(0x142) macro
H A Diom644rfr2.h4578 #define TRX_STATE _SFR_MEM8(0x142) macro
H A Diom2564rfr2.h4604 #define TRX_STATE _SFR_MEM8(0x142) macro
H A Diom64rfr2.h4588 #define TRX_STATE _SFR_MEM8(0x142) macro
H A Diom256rfr2.h4614 #define TRX_STATE _SFR_MEM8(0x142) macro
H A Diom128rfr2.h4606 #define TRX_STATE _SFR_MEM8(0x142) macro
/dports/devel/avr-libc/avr-libc-2.0.0/crt1/iosym/
H A Datmega128rfa1.S5907 ;; DIE #113: variable TRX_STATE
H A Datmega128rfr2.S6914 ;; DIE #132: variable TRX_STATE
H A Datmega256rfr2.S6914 ;; DIE #132: variable TRX_STATE
H A Datmega64rfr2.S6914 ;; DIE #132: variable TRX_STATE