Home
last modified time | relevance | path

Searched refs:AR_PCICFG (Results 1 – 20 of 20) sorted by relevance

/dragonfly/sys/dev/netif/ath/ath_hal/ar5212/
H A Dar5212_power.c61 __func__, scr, OS_REG_READ(ah, AR_PCICFG)); in ar5212SetPowerModeAwake()
69 val = OS_REG_READ(ah, AR_PCICFG); in ar5212SetPowerModeAwake()
177 return (OS_REG_READ(ah, AR_PCICFG) & AR_PCICFG_SPWR_DN) != 0;
H A Dar5212_misc.c189 bits = OS_REG_READ(ah, AR_PCICFG); in ar5212SetLedState()
207 OS_REG_WRITE(ah, AR_PCICFG, bits); in ar5212SetLedState()
694 OS_REG_RMW_FIELD(ah, AR_PCICFG, AR_PCICFG_SCLK_SEL, 1); in ar5212SetupClock()
702 OS_REG_RMW_FIELD(ah, AR_PCICFG, AR_PCICFG_SCLK_RATE_IND, 0x2); in ar5212SetupClock()
708 OS_REG_RMW_FIELD(ah, AR_PCICFG, AR_PCICFG_SCLK_RATE_IND, 0x3); in ar5212SetupClock()
711 OS_REG_RMW_FIELD(ah, AR_PCICFG, AR_PCICFG_SCLK_RATE_IND, 0x0); in ar5212SetupClock()
712 OS_REG_RMW_FIELD(ah, AR_PCICFG, AR_PCICFG_SCLK_SEL, 0); in ar5212SetupClock()
742 OS_REG_RMW_FIELD(ah, AR_PCICFG, AR_PCICFG_SCLK_RATE_IND, 0); in ar5212RestoreClock()
743 OS_REG_RMW_FIELD(ah, AR_PCICFG, AR_PCICFG_SCLK_SEL, 0); in ar5212RestoreClock()
H A Dar5212_attach.c392 OS_REG_SET_BIT(ah, AR_PCICFG, AR_PCICFG_RETRYFIXEN); in ar5212Attach()
467 val = OS_REG_READ(ah, AR_PCICFG); in ar5212Attach()
H A Dar5212reg.h235 #define AR_PCICFG 0x4010 /* PCI configuration register */ macro
H A Dar5212_reset.c246 saveLedState = OS_REG_READ(ah, AR_PCICFG) & in ar5212Reset()
438 OS_REG_WRITE(ah, AR_PCICFG, OS_REG_READ(ah, AR_PCICFG) | saveLedState); in ar5212Reset()
/dragonfly/sys/dev/netif/ath/ath_hal/ar5210/
H A Dar5210_attach.c256 pcicfg = OS_REG_READ(ah, AR_PCICFG); in ar5210Attach()
257 OS_REG_WRITE(ah, AR_PCICFG, pcicfg | AR_PCICFG_EEPROMSEL); in ar5210Attach()
276 OS_REG_WRITE(ah, AR_PCICFG, pcicfg); /* disable EEPROM access */ in ar5210Attach()
289 OS_REG_WRITE(ah, AR_PCICFG, pcicfg); /* disable EEPROM access */ in ar5210Attach()
H A Dar5210_misc.c251 val = OS_REG_READ(ah, AR_PCICFG); in ar5210SetLedState()
266 OS_REG_WRITE(ah, AR_PCICFG, val); in ar5210SetLedState()
640 pcicfg = OS_REG_READ(ah, AR_PCICFG); in ar5210GetDiagState()
641 OS_REG_WRITE(ah, AR_PCICFG, pcicfg | AR_PCICFG_EEPROMSEL); in ar5210GetDiagState()
643 OS_REG_WRITE(ah, AR_PCICFG, pcicfg); in ar5210GetDiagState()
H A Dar5210_reset.c117 ledstate = OS_REG_READ(ah, AR_PCICFG) & in ar5210Reset()
133 OS_REG_WRITE(ah, AR_PCICFG, in ar5210Reset()
138 OS_REG_WRITE(ah, AR_PCICFG, in ar5210Reset()
143 OS_REG_WRITE(ah, AR_PCICFG, in ar5210Reset()
148 OS_REG_WRITE(ah, AR_PCICFG, in ar5210Reset()
154 OS_REG_WRITE(ah, AR_PCICFG, OS_REG_READ(ah, AR_PCICFG) | ledstate); in ar5210Reset()
H A Dar5210_power.c60 val = OS_REG_READ(ah, AR_PCICFG); in ar5210SetPowerModeAwake()
H A Dar5210reg.h57 #define AR_PCICFG 0x4010 /* PCI configuration */ macro
/dragonfly/sys/dev/netif/ath/ath_hal/ar5211/
H A Dar5211_power.c49 val = OS_REG_READ(ah, AR_PCICFG); in ar5211SetPowerModeAwake()
H A Dar5211_misc.c299 OS_REG_WRITE(ah, AR_PCICFG, in ar5211SetLedState()
300 (OS_REG_READ(ah, AR_PCICFG) &~ in ar5211SetLedState()
H A Dar5211reg.h226 #define AR_PCICFG 0x4010 /* PCI configuration register */ macro
H A Dar5211_reset.c244 ledstate = OS_REG_READ(ah, AR_PCICFG) & in ar5211Reset()
383 OS_REG_WRITE(ah, AR_PCICFG, OS_REG_READ(ah, AR_PCICFG) | ledstate); in ar5211Reset()
H A Dar5211_attach.c301 val = (OS_REG_READ(ah, AR_PCICFG) & AR_PCICFG_EEPROM_SIZE_M) >> in ar5211Attach()
/dragonfly/tools/tools/ath/common/
H A Ddumpregs_5210.c67 DEFBASICfmt(AR_PCICFG, "PCICFG", AR_PCICFG_BITS),
H A Ddumpregs_5211.c226 DEFBASICfmt(AR_PCICFG, "PCICFG", AR_PCICFG_BITS),
H A Ddumpregs_5212.c256 DEFBASIC(AR_PCICFG, "PCICFG"),
H A Ddumpregs_5416.c261 DEFBASIC(AR_PCICFG, "PCICFG"),
/dragonfly/sys/dev/netif/ath/ath_hal/ar5312/
H A Dar5312_reset.c361 OS_REG_WRITE(ah, AR5312_PCICFG, OS_REG_READ(ah, AR_PCICFG) | saveLedState); in ar5312Reset()