Home
last modified time | relevance | path

Searched refs:DATA_SEL (Results 1 – 13 of 13) sorted by relevance

/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dsoc15d.h188 #define DATA_SEL(x) ((x) << 29) macro
H A Dvid.h251 #define DATA_SEL(x) ((x) << 29) macro
H A Dcikd.h369 #define DATA_SEL(x) ((x) << 29) macro
H A Dgfx_v8_0.c6421 DATA_SEL(1) | INT_SEL(0)); in gfx_v8_0_ring_emit_fence_gfx()
6435 DATA_SEL(write64bit ? 2 : 1) | INT_SEL(int_sel ? 2 : 0)); in gfx_v8_0_ring_emit_fence_gfx()
6610 amdgpu_ring_write(ring, DATA_SEL(write64bit ? 2 : 1) | INT_SEL(int_sel ? 2 : 0)); in gfx_v8_0_ring_emit_fence_compute()
H A Dgfx_v9_0.c3979 amdgpu_ring_write(ring, DATA_SEL(write64bit ? 2 : 1) | INT_SEL(int_sel ? 2 : 0)); in gfx_v9_0_ring_emit_fence()
/dragonfly/sys/dev/drm/radeon/
H A Dnid.h1249 #define DATA_SEL(x) ((x) << 29) macro
H A Dsid.h1763 #define DATA_SEL(x) ((x) << 29) macro
H A Dcikd.h1835 #define DATA_SEL(x) ((x) << 29) macro
H A Dni.c1429 radeon_ring_write(ring, (upper_32_bits(addr) & 0xff) | DATA_SEL(1) | INT_SEL(2)); in cayman_fence_ring_emit()
H A Dr600d.h1674 #define DATA_SEL(x) ((x) << 29) macro
H A Dcik.c3596 DATA_SEL(1) | INT_SEL(0)); in cik_fence_gfx_ring_emit()
3607 radeon_ring_write(ring, (upper_32_bits(addr) & 0xffff) | DATA_SEL(1) | INT_SEL(2)); in cik_fence_gfx_ring_emit()
3633 radeon_ring_write(ring, DATA_SEL(1) | INT_SEL(2)); in cik_fence_compute_ring_emit()
H A Dr600.c2898 radeon_ring_write(ring, (upper_32_bits(addr) & 0xff) | DATA_SEL(1) | INT_SEL(2)); in r600_fence_ring_emit()
H A Dsi.c3382 radeon_ring_write(ring, (upper_32_bits(addr) & 0xff) | DATA_SEL(1) | INT_SEL(2)); in si_fence_ring_emit()