Home
last modified time | relevance | path

Searched refs:vram_start (Results 1 – 25 of 29) sorted by relevance

12

/dragonfly/sys/dev/drm/amd/amdgpu/
H A Damdgpu_test.c88 void **vram_start, **vram_end; in amdgpu_do_test_moves() local
151 vram_start < vram_end; in amdgpu_do_test_moves()
152 gart_start++, vram_start++) { in amdgpu_do_test_moves()
153 if (*vram_start != gart_start) { in amdgpu_do_test_moves()
157 i, *vram_start, gart_start, in amdgpu_do_test_moves()
167 *vram_start = vram_start; in amdgpu_do_test_moves()
198 gart_start++, vram_start++) { in amdgpu_do_test_moves()
199 if (*gart_start != vram_start) { in amdgpu_do_test_moves()
203 i, *gart_start, vram_start, in amdgpu_do_test_moves()
206 (void*)vram_start - vram_map), in amdgpu_do_test_moves()
[all …]
H A Dgfxhub_v1_0.c43 value = adev->gart.table_addr - adev->gmc.vram_start in gfxhub_v1_0_init_gart_pt_regs()
81 adev->gmc.vram_start >> 18); in gfxhub_v1_0_init_system_aperture_regs()
86 value = adev->vram_scratch.gpu_addr - adev->gmc.vram_start in gfxhub_v1_0_init_system_aperture_regs()
260 adev->gmc.vram_start >> 24); in gfxhub_v1_0_gart_enable()
H A Dmmhub_v1_0.c53 value = adev->gart.table_addr - adev->gmc.vram_start + in mmhub_v1_0_init_gart_pt_regs()
92 adev->gmc.vram_start >> 18); in mmhub_v1_0_init_system_aperture_regs()
97 value = adev->vram_scratch.gpu_addr - adev->gmc.vram_start + in mmhub_v1_0_init_system_aperture_regs()
506 adev->gmc.vram_start >> 24); in mmhub_v1_0_gart_enable()
H A Damdgpu_gmc.h87 u64 vram_start; member
H A Damdgpu_fb.c267 unsigned long tmp = amdgpu_bo_gpu_offset(abo) - adev->gmc.vram_start; in amdgpufb_create()
278 tmp = amdgpu_bo_gpu_offset(abo) - adev->gmc.vram_start; in amdgpufb_create()
H A Dgmc_v9_0.c514 adev->gmc.vram_start; in gmc_v9_0_get_vm_pde()
1061 WREG32_SOC15(HDP, 0, mmHDP_NONSURFACE_BASE, (adev->gmc.vram_start >> 8)); in gmc_v9_0_gart_enable()
1062 WREG32_SOC15(HDP, 0, mmHDP_NONSURFACE_BASE_HI, (adev->gmc.vram_start >> 40)); in gmc_v9_0_gart_enable()
H A Dgmc_v8_0.c478 adev->gmc.vram_start >> 12); in gmc_v8_0_mc_program()
486 tmp |= ((adev->gmc.vram_start >> 24) & 0xFFFF); in gmc_v8_0_mc_program()
489 WREG32(mmHDP_NONSURFACE_BASE, (adev->gmc.vram_start >> 8)); in gmc_v8_0_mc_program()
H A Damdgpu_device.c668 mc->vram_start = base; in amdgpu_device_vram_location()
669 mc->vram_end = mc->vram_start + mc->mc_vram_size - 1; in amdgpu_device_vram_location()
673 mc->mc_vram_size >> 20, mc->vram_start, in amdgpu_device_vram_location()
696 size_bf = mc->vram_start; in amdgpu_device_gart_location()
H A Dgmc_v7_0.c287 adev->gmc.vram_start >> 12); in gmc_v7_0_mc_program()
/dragonfly/sys/dev/drm/radeon/
H A Dradeon_test.c87 void **vram_start, **vram_end; in radeon_do_test_moves() local
149 vram_start < vram_end; in radeon_do_test_moves()
150 gtt_start++, vram_start++) { in radeon_do_test_moves()
151 if (*vram_start != gtt_start) { in radeon_do_test_moves()
155 i, *vram_start, gtt_start, in radeon_do_test_moves()
165 *vram_start = vram_start; in radeon_do_test_moves()
201 gtt_start++, vram_start++) { in radeon_do_test_moves()
202 if (*gtt_start != vram_start) { in radeon_do_test_moves()
206 i, *gtt_start, vram_start, in radeon_do_test_moves()
209 (uintptr_t)vram_start - (uintptr_t)vram_map), in radeon_do_test_moves()
[all …]
H A Drv515.c384 upper_32_bits(rdev->mc.vram_start)); in rv515_mc_resume()
386 upper_32_bits(rdev->mc.vram_start)); in rv515_mc_resume()
389 upper_32_bits(rdev->mc.vram_start)); in rv515_mc_resume()
391 upper_32_bits(rdev->mc.vram_start)); in rv515_mc_resume()
395 (u32)rdev->mc.vram_start); in rv515_mc_resume()
397 (u32)rdev->mc.vram_start); in rv515_mc_resume()
399 WREG32(R_000310_VGA_MEMORY_BASE_ADDRESS, (u32)rdev->mc.vram_start); in rv515_mc_resume()
478 S_000001_MC_FB_START(rdev->mc.vram_start >> 16) | in rv515_mc_program()
481 S_000134_HDP_FB_START(rdev->mc.vram_start >> 16)); in rv515_mc_program()
H A Drv770.c1028 if (rdev->mc.vram_start < rdev->mc.gtt_start) { in rv770_mc_program()
1031 rdev->mc.vram_start >> 12); in rv770_mc_program()
1043 rdev->mc.vram_start >> 12); in rv770_mc_program()
1049 tmp |= ((rdev->mc.vram_start >> 24) & 0xFFFF); in rv770_mc_program()
1051 WREG32(HDP_NONSURFACE_BASE, (rdev->mc.vram_start >> 8)); in rv770_mc_program()
1618 mc->vram_start = mc->gtt_start - mc->mc_vram_size; in r700_vram_gtt_location()
1625 mc->vram_start = mc->gtt_end + 1; in r700_vram_gtt_location()
1627 mc->vram_end = mc->vram_start + mc->mc_vram_size - 1; in r700_vram_gtt_location()
1629 mc->mc_vram_size >> 20, mc->vram_start, in r700_vram_gtt_location()
H A Dr520.c147 S_000004_MC_FB_START(rdev->mc.vram_start >> 16) | in r520_mc_program()
150 S_000134_HDP_FB_START(rdev->mc.vram_start >> 16)); in r520_mc_program()
H A Dradeon_device.c591 mc->vram_start = base; in radeon_vram_location()
597 mc->vram_end = mc->vram_start + mc->mc_vram_size - 1; in radeon_vram_location()
598 if (rdev->flags & RADEON_IS_AGP && mc->vram_end > mc->gtt_start && mc->vram_start <= mc->gtt_end) { in radeon_vram_location()
603 mc->vram_end = mc->vram_start + mc->mc_vram_size - 1; in radeon_vram_location()
607 mc->mc_vram_size >> 20, mc->vram_start, in radeon_vram_location()
628 size_bf = mc->vram_start & ~mc->gtt_base_align; in radeon_gtt_location()
634 mc->gtt_start = (mc->vram_start & ~mc->gtt_base_align) - mc->gtt_size; in radeon_gtt_location()
H A Dradeon_fb.c284 unsigned long tmp = radeon_bo_gpu_offset(rbo) - rdev->mc.vram_start; in radeonfb_create()
294 tmp = radeon_bo_gpu_offset(rbo) - rdev->mc.vram_start; in radeonfb_create()
H A Drs600.c598 WREG32_MC(R_000112_MC_PT0_SYSTEM_APERTURE_LOW_ADDR, rdev->mc.vram_start); in rs600_gart_enable()
968 S_000004_MC_FB_START(rdev->mc.vram_start >> 16) | in rs600_mc_program()
971 S_000134_HDP_FB_START(rdev->mc.vram_start >> 16)); in rs600_mc_program()
H A Devergreen.c2752 upper_32_bits(rdev->mc.vram_start)); in evergreen_mc_resume()
2754 upper_32_bits(rdev->mc.vram_start)); in evergreen_mc_resume()
2756 (u32)rdev->mc.vram_start); in evergreen_mc_resume()
2758 (u32)rdev->mc.vram_start); in evergreen_mc_resume()
2763 WREG32(EVERGREEN_VGA_MEMORY_BASE_ADDRESS, (u32)rdev->mc.vram_start); in evergreen_mc_resume()
2856 if (rdev->mc.vram_start < rdev->mc.gtt_start) { in evergreen_mc_program()
2859 rdev->mc.vram_start >> 12); in evergreen_mc_program()
2871 rdev->mc.vram_start >> 12); in evergreen_mc_program()
2882 tmp |= ((rdev->mc.vram_start >> 20) & 0xF) << 20; in evergreen_mc_program()
2886 tmp |= ((rdev->mc.vram_start >> 24) & 0xFFFF); in evergreen_mc_program()
[all …]
H A Dradeon_ttm.c165 man->gpu_offset = rdev->mc.vram_start; in radeon_init_mem_type()
274 old_start += rdev->mc.vram_start; in radeon_move_blit()
285 new_start += rdev->mc.vram_start; in radeon_move_blit()
H A Dr600.c1317 if (rdev->mc.vram_start < rdev->mc.gtt_start) { in r600_mc_program()
1320 rdev->mc.vram_start >> 12); in r600_mc_program()
1331 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR, rdev->mc.vram_start >> 12); in r600_mc_program()
1336 tmp |= ((rdev->mc.vram_start >> 24) & 0xFFFF); in r600_mc_program()
1338 WREG32(HDP_NONSURFACE_BASE, (rdev->mc.vram_start >> 8)); in r600_mc_program()
1399 mc->vram_start = mc->gtt_start - mc->mc_vram_size; in r600_vram_gtt_location()
1406 mc->vram_start = mc->gtt_end + 1; in r600_vram_gtt_location()
1408 mc->vram_end = mc->vram_start + mc->mc_vram_size - 1; in r600_vram_gtt_location()
1410 mc->mc_vram_size >> 20, mc->vram_start, in r600_vram_gtt_location()
H A Drs690.c684 S_000100_MC_FB_START(rdev->mc.vram_start >> 16) | in rs690_mc_program()
687 S_000134_HDP_FB_START(rdev->mc.vram_start >> 16)); in rs690_mc_program()
H A Drs400.c394 S_000148_MC_FB_START(rdev->mc.vram_start >> 16) | in rs400_mc_program()
H A Dr300.c167 WREG32_PCIE(RADEON_PCIE_TX_DISCARD_RD_ADDR_LO, rdev->mc.vram_start); in rv370_pcie_gart_enable()
1349 S_000148_MC_FB_START(rdev->mc.vram_start >> 16) | in r300_mc_program()
H A Dradeon_legacy_crtc.c473 radeon_crtc->legacy_display_base_addr = rdev->mc.vram_start; in radeon_crtc_do_set_base()
H A Dradeon_object.c344 domain_start = bo->rdev->mc.vram_start; in radeon_bo_pin_restricted()
H A Dr100.c3826 WREG32(R_00023C_DISPLAY_BASE_ADDR, rdev->mc.vram_start); in r100_mc_resume()
3828 WREG32(R_00033C_CRTC2_DISPLAY_BASE_ADDR, rdev->mc.vram_start); in r100_mc_resume()
3881 S_000148_MC_FB_START(rdev->mc.vram_start >> 16) | in r100_mc_program()

12