Home
last modified time | relevance | path

Searched refs:family (Results 1 – 25 of 283) sorted by path

12345678910>>...12

/dragonfly/contrib/binutils-2.27/
H A DCOPYING3298 tangible personal property which is normally used for personal, family,
/dragonfly/contrib/binutils-2.27/bfd/
H A DCOPYING298 tangible personal property which is normally used for personal, family,
/dragonfly/contrib/binutils-2.27/binutils/doc/
H A Dbinutils.texi2249 disassembly for the e300 family. @option{440} selects disassembly for
4879 processor family from the name of the particular @sc{cpu}.
/dragonfly/contrib/binutils-2.27/gas/
H A DCOPYING298 tangible personal property which is normally used for personal, family,
/dragonfly/contrib/binutils-2.27/gas/doc/
H A Das.texinfo119 @subtitle for the @value{TARGET} family
746 This option is accepted but has no effect on the @value{TARGET} family.
902 processor family.
934 configured for the Blackfin processor family.
940 the Blackfin processor family.
1107 Specify which processor in the M32R family is the target. The default
1133 Specify what processor in the 68000 family is the target. The default
1646 processor family.
1750 a Z80 family processor.
1864 @sc{gnu} @command{as} is really a family of assemblers.
[all …]
H A Dc-alpha.texi335 The Alpha family uses both @sc{ieee} and VAX floating-point numbers.
H A Dc-arm.texi582 The ARM family uses @sc{ieee} floating-point numbers.
H A Dc-bfin.texi233 The Blackfin family has no hardware floating point but the .float
H A Dc-h8300.texi143 The H8/300 family has no hardware floating point, but the @code{.float}
163 for the H8/300 family.
168 for the H8/300 family.
173 the usual (16-bit) for the H8/300 family.
178 the usual (16-bit) for the H8/300 family.
181 On the H8/300 family (including the H8/300H) @samp{.word} directives
196 pseudo-instructions are needed on this family.
H A Dc-hppa.texi74 The HPPA family uses @sc{ieee} floating-point numbers.
H A Dc-i386.texi843 The @samp{rex} family of prefixes is used by x86-64 to encode
H A Dc-m32c.texi17 the Renesas M32C family. Normally the default is to assemble code for
117 address into a 16 bit register. While the M32C family only has 24
H A Dc-m32r.texi37 Renesas M32R family. Normally the default is to assemble code for
H A Dc-m68hc11.texi63 co-processor featured on some S12X-family chips.
452 Here, @samp{jb@var{XX}} stands for an entire family of pseudo-operations,
454 list of pseudo-ops in this family is:
H A Dc-m68k.texi156 Motorola 680x0 family. The default depends upon how @code{@value{AS}}
160 addressing modes are permitted. The members of the 680x0 family are
209 Assemble for the CPU32 family of chips.
225 Assemble for the ColdFire family of chips.
539 Here, @samp{j@var{XX}} stands for an entire family of pseudo-operations,
541 list of pseudo-ops in this family is:
563 The full family of pseudo-operations covered here is
592 This family includes
H A Dc-microblaze.texi15 The Xilinx MicroBlaze processor family includes several variants, all using
H A Dc-msp430.texi266 The MSP 430 family uses @sc{ieee} 32-bit floating-point numbers.
320 additional pseudo-instructions are needed on this family.
H A Dc-nds32.texi17 The NDS32 processors family includes high-performance and low-power 32-bit
H A Dc-ppc.texi29 The PowerPC chip family includes several successive levels, using the same
115 Generate code for PowerPC e300 family.
H A Dc-sh.texi23 (formerly Hitachi) / SuperH SH family.
237 pseudo-instructions are needed on this family. Note, however, that
H A Dc-sparc.texi30 The SPARC chip family includes several successive versions, using the same
H A Dc-v850.texi22 for the V850 processor family:
282 The V850 family uses @sc{ieee} floating-point numbers.
H A Dc-xtensa.texi311 The @code{LOOP} family of instructions must be aligned such that the
H A Dc-z80.texi70 The assembler syntax closely follows the 'Z80 family CPU User Manual' by
H A Dc-z8k.texi15 The Z8000 @value{AS} supports both members of the Z8000 family: the

12345678910>>...12