Home
last modified time | relevance | path

Searched refs:IA_L (Results 1 – 18 of 18) sorted by relevance

/dports/emulators/hercules/hercules-3.13/
H A Dassist.c74 PTT(PTT_CL_ERR,"*E502 PGFIX",effective_addr1,effective_addr2,regs->psw.IA_L); in DEF_INST()
94 PTT(PTT_CL_ERR,"*E503 SVCA",effective_addr1,effective_addr2,regs->psw.IA_L); in DEF_INST()
491 PTT(PTT_CL_ERR,"*E508 TRSVC",effective_addr1,effective_addr2,regs->psw.IA_L); in DEF_INST()
514 PTT(PTT_CL_ERR,"*E509 TRPGM",effective_addr1,effective_addr2,regs->psw.IA_L); in DEF_INST()
537 PTT(PTT_CL_ERR,"*E50A TRSRB",effective_addr1,effective_addr2,regs->psw.IA_L); in DEF_INST()
560 PTT(PTT_CL_ERR,"*E50B TRIO",effective_addr1,effective_addr2,regs->psw.IA_L); in DEF_INST()
583 PTT(PTT_CL_ERR,"*E50C TRTSK",effective_addr1,effective_addr2,regs->psw.IA_L); in DEF_INST()
606 PTT(PTT_CL_ERR,"*E50D TRRTN",effective_addr1,effective_addr2,regs->psw.IA_L); in DEF_INST()
H A Dtrace.c642 STORE_FW(tte->retna, regs->psw.IA_L | PROBSTATE(&regs->psw)); in ARCH_DEP()
759 | newregs->psw.IA_L | PROBSTATE(&newregs->psw)); in ARCH_DEP()
761 | regs->psw.IA_L); in ARCH_DEP()
776 STORE_FW(tte->newia, regs->psw.IA_L); in ARCH_DEP()
802 STORE_FW(tte->retna, newregs->psw.IA_L | PROBSTATE(&newregs->psw)); in ARCH_DEP()
804 | regs->psw.IA_L); in ARCH_DEP()
816 STORE_FW(tte->retna, newregs->psw.IA_L | PROBSTATE(&newregs->psw)); in ARCH_DEP()
817 STORE_FW(tte->newia, regs->psw.IA_L); in ARCH_DEP()
829 STORE_FW(tte->retna, newregs->psw.IA_L | PROBSTATE(&newregs->psw)); in ARCH_DEP()
844 | regs->psw.IA_L); in ARCH_DEP()
[all …]
H A Dxstore.c61 PTT(PTT_CL_ERR,"*PGIN",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in DEF_INST()
71 PTT(PTT_CL_ERR,"*PGIN",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in DEF_INST()
126 PTT(PTT_CL_ERR,"*PGOUT",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in DEF_INST()
136 PTT(PTT_CL_ERR,"*PGOUT",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in DEF_INST()
580 PTT(PTT_CL_ERR,"*MVPG",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in DEF_INST()
H A Dchsc.c187 PTT(PTT_CL_INF,"CHSC",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in DEF_INST()
222 PTT(PTT_CL_ERR,"*CHSC",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in DEF_INST()
H A Dsie.c1165 PTT(PTT_CL_IO,"STZP", regs->GR_L(1), regs->GR_L(2),regs->psw.IA_L); in DEF_INST()
1173 PTT(PTT_CL_ERR,"*STZP", regs->GR_L(1), regs->GR_L(2),regs->psw.IA_L); in DEF_INST()
1209 PTT(PTT_CL_IO,"SZP", regs->GR_L(1), regs->GR_L(2),regs->psw.IA_L); in DEF_INST()
1217 PTT(PTT_CL_ERR,"*SZP", regs->GR_L(1), regs->GR_L(2),regs->psw.IA_L); in DEF_INST()
1267 PTT(PTT_CL_IO,"TPZI", regs->GR_L(1),(U32)(effective_addr2 & 0xffffffff),regs->psw.IA_L); in DEF_INST()
1279 PTT(PTT_CL_ERR,"*TPZI", regs->GR_L(1),(U32)(effective_addr2 & 0xffffffff),regs->psw.IA_L); in DEF_INST()
H A Dqdio.c24 PTT(PTT_CL_ ## _class,_name,regs->GR_L(1),(U32)(effective_addr2 & 0xffffffff),regs->psw.IA_L)
H A Ddiagnose.c419 PTT(PTT_CL_ERR,"*DIAG264",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in ARCH_DEP()
435 PTT(PTT_CL_ERR,"*DIAG274",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in ARCH_DEP()
H A Ddiagmssf.c399 PTT(PTT_CL_ERR,"*DIAG080",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in ARCH_DEP()
690 PTT(PTT_CL_ERR,"*DIAG204",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in ARCH_DEP()
H A Dservice.c1112 PTT(PTT_CL_INF,"SERVC",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in DEF_INST()
1627 PTT(PTT_CL_ERR,"*SERVC",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in DEF_INST()
1875 PTT(PTT_CL_INF|PTT_CL_ERR,"*SERVC",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in DEF_INST()
H A Dvm.c1228 PTT(PTT_CL_ERR,"*DIAG0B0",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in ARCH_DEP()
1303 PTT(PTT_CL_ERR,"*DIAG210",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in ARCH_DEP()
1688 PTT(PTT_CL_ERR,"*IUCV",b2,effective_addr2,regs->psw.IA_L); in DEF_INST()
H A Dfeature.h160 #define IA IA_L
267 #define IA IA_L
H A Dexternal.c48 PTT(PTT_CL_SIG,"*EXTINT",code,regs->cpuad,regs->psw.IA_L); in ARCH_DEP()
H A Dio.c52 PTT(PTT_CL_ ## _class,_name,regs->GR_L(1),(U32)(effective_addr2 & 0xffffffff),regs->psw.IA_L)
55 PTT(PTT_CL_ ## _class,_name,(U32)(effective_addr2 & 0xffffffff),0,regs->psw.IA_L)
H A Desame.c998 PTT(PTT_CL_CSF,"*CSPG",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in DEF_INST()
4969 PTT(PTT_CL_ERR,"*PTFF",regs->GR_L(0),regs->GR_L(1),regs->psw.IA_L); in DEF_INST()
4988 PTT(PTT_CL_INF,"PTF",regs->GR_G(r1),0,regs->psw.IA_L); in DEF_INST()
4998 PTT(PTT_CL_ERR,"*PTF",regs->GR_G(r1),rc,regs->psw.IA_L); in DEF_INST()
5042 PTT(PTT_CL_ERR,"*PTF",regs->GR_G(r1),rc,regs->psw.IA_L); in DEF_INST()
5051 PTT(PTT_CL_ERR,"*PTF",regs->GR_G(r1),rc,regs->psw.IA_L); in DEF_INST()
5944 PTT(PTT_CL_INF,"STFL",b2,(U32)(effective_addr2 & 0xffffffff),regs->psw.IA_L); in DEF_INST()
5987 PTT(PTT_CL_INF,"STFLE",regs->GR_L(0),(U32)(effective_addr2 & 0xffffffff),regs->psw.IA_L); in DEF_INST()
6010 PTT(PTT_CL_ERR,"*STFLE", ndbl, nmax, regs->psw.IA_L); in DEF_INST()
H A Dcpu.c399 PTT(PTT_CL_PGM,"*PROG",pcode,(U32)(regs->TEA & 0xffffffff),regs->psw.IA_L);
960 PTT(PTT_CL_INF,"*RESTART",regs->cpuad,regs->cpustate,regs->psw.IA_L); in ARCH_DEP()
H A Dgeneral2.c358 PTT(PTT_CL_ERR,"*PLO",regs->GR_L(0),regs->GR_L(r1),regs->psw.IA_L); in DEF_INST()
484 PTT(PTT_CL_CSF,"*PLO",regs->GR_L(0),regs->GR_L(r1),regs->psw.IA_L); in DEF_INST()
H A Desa390.h96 #define IA_L ia.F.L.F macro
H A Dcontrol.c753 PTT(PTT_CL_CSF,"*CSP",regs->GR_L(r1),regs->GR_L(r2),regs->psw.IA_L); in DEF_INST()