Home
last modified time | relevance | path

Searched refs:min_clock_in_sr (Results 1 – 11 of 11) sorted by relevance

/dragonfly/sys/dev/drm/amd/powerplay/hwmgr/
H A Dsmu7_hwmgr.h157 uint32_t min_clock_in_sr; member
H A Dvega10_hwmgr.h168 uint32_t min_clock_in_sr; member
H A Dvega12_hwmgr.h147 uint32_t min_clock_in_sr; member
H A Dsmu7_hwmgr.c3617 if (data->display_timing.min_clock_in_sr != min_clocks.engineClockInSR && in smu7_find_dpm_states_clocks_in_dpm_table()
3619 data->display_timing.min_clock_in_sr >= SMU7_MINIMUM_ENGINE_CLOCK)) in smu7_find_dpm_states_clocks_in_dpm_table()
4171 if (data->display_timing.min_clock_in_sr != hwmgr->display_config->min_core_set_clock_in_sr && in smu7_check_smc_update_required_for_display_configuration()
4172 (data->display_timing.min_clock_in_sr >= SMU7_MINIMUM_ENGINE_CLOCK || in smu7_check_smc_update_required_for_display_configuration()
H A Dvega12_hwmgr.c2173 if (data->display_timing.min_clock_in_sr != hwmgr->display_config->min_core_set_clock_in_sr) in vega12_check_smc_update_required_for_display_configuration()
H A Dvega10_hwmgr.c4436 if (data->display_timing.min_clock_in_sr != hwmgr->display_config->min_core_set_clock_in_sr) in vega10_check_smc_update_required_for_display_configuration()
/dragonfly/sys/dev/drm/amd/powerplay/smumgr/
H A Diceland_smumgr.c931 data->display_timing.min_clock_in_sr = in iceland_populate_single_graphic_level()
938 data->display_timing.min_clock_in_sr); in iceland_populate_single_graphic_level()
H A Dtonga_smumgr.c648 data->display_timing.min_clock_in_sr = in tonga_populate_single_graphic_level()
655 data->display_timing.min_clock_in_sr); in tonga_populate_single_graphic_level()
H A Dvegam_smumgr.c839 data->display_timing.min_clock_in_sr = hwmgr->display_config->min_core_set_clock_in_sr; in vegam_populate_single_graphic_level()
H A Dfiji_smumgr.c988 data->display_timing.min_clock_in_sr = hwmgr->display_config->min_core_set_clock_in_sr; in fiji_populate_single_graphic_level()
H A Dpolaris10_smumgr.c943 data->display_timing.min_clock_in_sr = hwmgr->display_config->min_core_set_clock_in_sr; in polaris10_populate_single_graphic_level()