Home
last modified time | relevance | path

Searched defs:dclk (Results 1 – 21 of 21) sorted by relevance

/dragonfly/sys/dev/drm/amd/powerplay/hwmgr/
H A Dhwmgr_ppt.h59 uint32_t dclk; /* UVD D-clock */ member
H A Dsmu10_hwmgr.h98 uint32_t dclk; member
H A Dsmu8_hwmgr.c1686 uint32_t sclk, vclk, dclk, ecclk, tmp, activity_percent; in smu8_read_sensor() local
H A Dsmu8_hwmgr.h115 uint32_t dclk; member
H A Dsmu7_hwmgr.h69 uint32_t dclk; member
H A Dvega10_hwmgr.h97 uint32_t dclk; member
/dragonfly/sys/dev/drm/radeon/
H A Dtrinity_dpm.h70 u32 dclk; member
H A Drv770.c44 int rv770_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk) in rv770_set_uvd_clocks()
H A Dradeon_uvd.c960 unsigned vclk, unsigned dclk, in radeon_uvd_calc_upll_dividers()
H A Devergreen.c1151 int sumo_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk) in sumo_set_uvd_clocks()
1174 int evergreen_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk) in evergreen_set_uvd_clocks()
H A Dr600.c193 int r600_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk) in r600_set_uvd_clocks()
H A Dsi.c6992 int si_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk) in si_set_uvd_clocks()
H A Dcik.c9421 int cik_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk) in cik_set_uvd_clocks()
H A Dradeon.h1353 u32 dclk; member
1439 u32 dclk; member
/dragonfly/sys/dev/drm/amd/powerplay/inc/
H A Dpower_state.h177 unsigned long dclk; member
H A Dhwmgr.h106 uint32_t dclk; member
133 uint32_t dclk; member
/dragonfly/sys/dev/drm/amd/amdgpu/
H A Dcik.c1328 static int cik_set_uvd_clocks(struct amdgpu_device *adev, u32 vclk, u32 dclk) in cik_set_uvd_clocks()
H A Dsoc15.c424 static int soc15_set_uvd_clocks(struct amdgpu_device *adev, u32 vclk, u32 dclk) in soc15_set_uvd_clocks()
H A Damdgpu_dpm.h61 u32 dclk; member
149 u32 dclk; member
H A Dvi.c764 static int vi_set_uvd_clocks(struct amdgpu_device *adev, u32 vclk, u32 dclk) in vi_set_uvd_clocks()
/dragonfly/sys/dev/drm/amd/display/dc/
H A Ddm_services_types.h66 struct dm_pp_clock_range dclk; member