| /dports/chinese/dictd-database/dict-zh-1.6/src/data/ |
| H A D | moers2-dict-b5 | 56639 segment table look-aside buffer �q���ƽw�ľ� STLB
|
| H A D | moers2-dict-u8 | 56639 segment table look-aside buffer 段表後備緩衝器 STLB
|
| /dports/devel/capstone3/capstone-3.0.5/arch/ARM/ |
| H A D | ARMGenAsmWriter.inc | 416 17905U, // STLB
3209 72U, // STLB
|
| H A D | ARMGenDisassemblerTables.inc | 351 /* 1339 */ MCD_OPC_Decode, 143, 3, 21, // Opcode: STLB
|
| H A D | ARMGenInstrInfo.inc | 3593 …)|(1<<MCID_Predicable), 0x580ULL, nullptr, nullptr, OperandInfo52,0,nullptr }, // Inst #399 = STLB
|
| /dports/devel/capstone4/capstone-4.0.2/arch/ARM/ |
| H A D | ARMGenAsmWriter.inc | 423 17917U, // STLB
3227 80U, // STLB
|
| H A D | ARMGenDisassemblerTables.inc | 356 /* 1362 */ MCD_OPC_Decode, 150, 3, 21, // Opcode: STLB
|
| H A D | ARMGenInstrInfo.inc | 3614 …)|(1<<MCID_Predicable), 0x580ULL, nullptr, nullptr, OperandInfo53,0,nullptr }, // Inst #406 = STLB
|
| /dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/ARM/ |
| H A D | ARMInstrInfo.td | 3396 def STLB : AIstrrel<0b10, (outs), (ins GPR:$Rt, addr_offset_none:$addr),
5258 …def : ARMPat<(atomic_store_release_8 addr_offset_none:$addr, GPR:$val), (STLB GPR:$val, addr_offs…
|
| /dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/ARM/ |
| H A D | ARMInstrInfo.td | 3433 def STLB : AIstrrel<0b10, (outs), (ins GPR:$Rt, addr_offset_none:$addr),
5323 …def : ARMPat<(atomic_store_release_8 addr_offset_none:$addr, GPR:$val), (STLB GPR:$val, addr_offs…
|
| /dports/devel/llvm10/llvm-10.0.1.src/lib/Target/ARM/ |
| H A D | ARMInstrInfo.td | 3274 def STLB : AIstrrel<0b10, (outs), (ins GPR:$Rt, addr_offset_none:$addr),
5137 …def : ARMPat<(atomic_store_release_8 addr_offset_none:$addr, GPR:$val), (STLB GPR:$val, addr_offs…
|
| /dports/devel/llvm11/llvm-11.0.1.src/lib/Target/ARM/ |
| H A D | ARMInstrInfo.td | 3396 def STLB : AIstrrel<0b10, (outs), (ins GPR:$Rt, addr_offset_none:$addr),
5258 …def : ARMPat<(atomic_store_release_8 addr_offset_none:$addr, GPR:$val), (STLB GPR:$val, addr_offs…
|
| /dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/ARM/ |
| H A D | ARMInstrInfo.td | 3424 def STLB : AIstrrel<0b10, (outs), (ins GPR:$Rt, addr_offset_none:$addr),
5303 …def : ARMPat<(atomic_store_release_8 addr_offset_none:$addr, GPR:$val), (STLB GPR:$val, addr_offs…
|
| /dports/devel/llvm13/llvm-project-13.0.1.src/llvm/lib/Target/ARM/ |
| H A D | ARMInstrInfo.td | 3434 def STLB : AIstrrel<0b10, (outs), (ins GPR:$Rt, addr_offset_none:$addr),
5324 …def : ARMPat<(atomic_store_release_8 addr_offset_none:$addr, GPR:$val), (STLB GPR:$val, addr_offs…
|
| /dports/devel/llvm70/llvm-7.0.1.src/lib/Target/ARM/ |
| H A D | ARMInstrInfo.td | 3227 def STLB : AIstrrel<0b10, (outs), (ins GPR:$Rt, addr_offset_none:$addr),
5058 …def : ARMPat<(atomic_store_release_8 addr_offset_none:$addr, GPR:$val), (STLB GPR:$val, addr_offs…
|
| /dports/devel/llvm80/llvm-8.0.1.src/lib/Target/ARM/ |
| H A D | ARMInstrInfo.td | 3252 def STLB : AIstrrel<0b10, (outs), (ins GPR:$Rt, addr_offset_none:$addr),
5099 …def : ARMPat<(atomic_store_release_8 addr_offset_none:$addr, GPR:$val), (STLB GPR:$val, addr_offs…
|
| /dports/devel/llvm90/llvm-9.0.1.src/lib/Target/ARM/ |
| H A D | ARMInstrInfo.td | 3218 def STLB : AIstrrel<0b10, (outs), (ins GPR:$Rt, addr_offset_none:$addr),
5065 …def : ARMPat<(atomic_store_release_8 addr_offset_none:$addr, GPR:$val), (STLB GPR:$val, addr_offs…
|
| /dports/devel/py-capstone/capstone-4.0.1/src/arch/ARM/ |
| H A D | ARMGenAsmWriter.inc | 423 17917U, // STLB
3227 80U, // STLB
|
| H A D | ARMGenDisassemblerTables.inc | 356 /* 1362 */ MCD_OPC_Decode, 150, 3, 21, // Opcode: STLB
|
| H A D | ARMGenInstrInfo.inc | 3614 …)|(1<<MCID_Predicable), 0x580ULL, nullptr, nullptr, OperandInfo53,0,nullptr }, // Inst #406 = STLB
|
| /dports/devel/py-keystone-engine/keystone-engine-0.9.1-3/src/llvm/lib/Target/ARM/ |
| H A D | ARMGenAsmMatcher.inc | 7673 …{ 1285 /* stlb */, ARM::STLB, Convert__Reg1_1__MemNoOffset1_2__CondCode2_0, Feature_IsARM|Feature_…
|
| H A D | ARMGenInstrInfo.inc | 432 STLB = 416,
4460 …<<MCID::Predicable), 0x580ULL, nullptr, nullptr, OperandInfo54, -1 ,nullptr }, // Inst #416 = STLB
|
| H A D | ARMGenMCCodeEmitter.inc | 429 UINT64_C(29424784), // STLB
8577 case ARM::STLB:
|
| /dports/devel/redasm/REDasm-2.1.1/LibREDasm/depends/capstone/arch/ARM/ |
| H A D | ARMGenAsmWriter.inc | 423 17917U, // STLB
3227 80U, // STLB
|
| H A D | ARMGenDisassemblerTables.inc | 356 /* 1362 */ MCD_OPC_Decode, 150, 3, 21, // Opcode: STLB
|